Publication List
Alex Yakovlev

Authored Monographs:

1. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev. Logic Synthesis of Asynchronous Controllers and Interfaces, Springer Series in Advanced Microelectronics, vol. 8, Springer, 2002, ISBN-3-540-43152-7.

Edited Monographs:

1. M. Koutny, S. Haddad and A. Yakovlev (Eds). Transactions on Petri Nets and Other Models of Concurrency VIII, Lecture Notes in Computer Science, vol. 8910, ISBN 978-3-662-45729-0, Springer-Verlag, 2014, 279 p.
2. M. Koutny, W.M.P. van der Aalst and A. Yakovlev (Eds). Transactions on Petri Nets and Other Models of Concurrency VIII, Lecture Notes in Computer Science, vol. 8100, ISBN 978-3-642-40465-8, Springer-Verlag, 2013, 203 p.
3. J.L. Ayala, D. Shang and A. Yakovlev (Eds). Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 22nd Int. Workshop, PATMOS 2012, Newcastle upon Tyne, UK, September 2012, Revised Selected Papers, Lecture Notes in Computer Science, vol. 7606, ISBN 978-3-642-36156-2, Springer-Verlag, 2013, 258 p.
4. J. Kleijn and A. Yakovlev (Eds). Petri nets and Other Models of Concurrency – ICATPN 2007, Lecture Notes in Computer Science, vol. 4546, ISBN 978-3-540-73093-4, Springer-Verlag, 2007, 515 p.
5. J. Cortadella, A. Yakovlev and G. Rozenberg (Eds.). Concurrency and Hardware Design (Advances in Petri Nets), Lecture Notes in Computer Science, vol. 2549, ISBN-3-540-00199-9, Springer-Verlag, 2002, 345 p.
6. A. Yakovlev and R. Nouta (Eds.) Asynchronous Interfaces: Tools, techniques, and Implementations (AINT'2000), TU Delft, The Netherlands, July 2000, ISBN 90-5326-037-4, 158 p.
7. A. Yakovlev, L. Gomes and L. Lavagno (Eds.) Hardware Design and Petri Nets. Kluwer Academic Publishers, Boston, ISBN 0-7923-7791-5, March 2000, 344 p.

Journal papers (refereed):

1. Rafiev, A., Morris, J., Xia, F., Yakovlev, A., Naylor, M., Moore, S., Thomas, D., Bragg, G., Vousden, M. and Brown, A. (2022). Practical Distributed Implementation of Very Large Scale Petri Net Simulations. In: Koutny, M., Kordon, F., Moldt, D. (eds) Transactions on Petri Nets and Other Models of Concurrency XVI. Lecture Notes in Computer Science, vol 13220. Springer, Berlin, Heidelberg, pp. 112-139. https://doi.org/10.1007/978-3-662-65303-6_6

2. Ventisei, A., Yakovlev, A. and Pacheco-Peña, V. (2022), Exploiting Petri Nets for Graphical Modelling of Electromagnetic Pulse Switching Operations. Adv. Theory Simul. 2100429. https://doi.org/10.1002/adts.202100429
3. Abeyrathna, K. D., Granmo, O.-C., Shafik, R., Jiao, L., Wheeldon, A., Yakovlev, A., Lei, J., & Goodwin, M. (2021). A multi-step finite-state automaton for arbitrarily deterministic Tsetlin Machine learning. *Expert Systems*, 1-17. https://doi.org/10.1111/exsy.12836
4. Lei, J.; Rahman, T.; Shafik, R.; Wheeldon, A.; Yakovlev, A.; Granmo, O.-C.; Kawsar, F.; Mathur, A. Low-Power Audio Keyword Spotting Using Tsetlin Machines. *J. Low Power Electron. Appl.* **2021**, *11*, 18. https://doi.org/10.3390/jlpea11020018
5. M. Koutny, M. Pietkiewicz-Koutny, and A. Yakovlev, Asynchrony and persistence in reaction systems, Theoretical Computer Science, Volume 881, 2021, Pages 97-110, ISSN 0304-3975, https://doi.org/10.1016/j.tcs.2020.11.040.
6. A. Wheeldon, R. Shafik, T. Rahman, J. Lei, A. Yakovlev, O.-C. Granmo, "Learning automata based energy-efficient AI hardware design for IoT applications", Phil. Trans. R. Soc. A, Math, Phys. and Eng Sci., Issue compiled and edited by G. Tian and T. Theodoulidis, Vol. 378, Issue 2182, 16 October 2020, http://dx.doi.org/10.1098/rsta.2019.0593
7. A. Aalsaud, F. Xia, A. Rafiev, R. Shafik, A. Romanovsky and A. Yakovlev, "Low-complexity run-time management of concurrent workloads for energy-efficient multi-core systems", in Journal of Low Power Electronics and Applications, vol. 10, no.3, 2020, https://doi.org/10.3390/jlpea10030025.
8. M. Al-Daloo, M. A. Abufalgha, A. Yakovlev and B. Halak, "Bootstrapped Driver and the Single-Event-Upset Effect," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 67, no. 10, pp. 3309-3319, Oct. 2020, doi: 10.1109/TCSI.2020.3008112.
9. M. A. N. Al-hayanni, F. Xia, A. Rafiev, A. Romanovsky, R. Shafik and A. Yakovlev, "Amdahl's law in the context of heterogeneous many-core systems – a survey," in *IET Computers & Digital Techniques*, vol. 14, no. 4, pp. 133-148, 7 2020, doi: 10.1049/iet-cdt.2018.5220.
10. M. A. N. Al-hayanni, A. Rafiev, F. Xia, R. A. Shafik, A. Romanovsky and A. Yakovlev, "PARMA: Parallelization-Aware Run-time Management for Energy-Efficient Many-Core Systems," in *IEEE Transactions on Computers*. vol. 69, no. 10, pp. 1507-1518, 1 Oct. 2020, doi: 10.1109/TC.2020.2975787.
11. M. Al-Daloo, A. Soltan and A. Yakovlev, "Advance Interconnect Circuit Modelling Design Using Fractional-Order Elements," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 39, no. 10, pp. 2722-2734, Oct. 2020, doi:10.1109/TCAD.2019.2962779.
12. D. Sokolov, V. Khomenko, A. Mokhov, V. Dubikhin, D. Lloyd and A. Yakovlev, "Automating the Design of Asynchronous Logic Control for AMS Electronics," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 39, no. 5, pp. 952-965, May 2020, doi: 10.1109/TCAD.2019.2907905

13. S. Mileiko, T. Bunnam, F. Xia, R. Shafik, A. Yakovlev, S. Das, Neural network design for energy-autonomous artificial intelligence applications using temporal encoding, Phil. Trans. Royal Soc A, Math, Phys. and Eng Sci., Issue compiled and edited by R. Shafik and Alex Yakovlev, vol. 378, Issue 2164, 23 Dec. 2019, doi: 10.1098/rsta.2019.0166
14. R. Shafik, A. Yakovlev, Harmonizing energy-autonomous computing and intelligence: an editorial introduction, Phil. Trans. Royal Soc A, Math, Phys. and Eng Sci., Issue compiled and edited by R. Shafik and Alex Yakovlev, vol. 378, Issue 2164, 23 Dec. 2019, doi: 10.1098/rsta.2019.0594
15. S. Maheshwari, V. Y. Gudur, R. Shafik, I. Wilson, A. Yakovlev and A. Acharyya, "CORAL: Verification-Aware OpenCL Based Read Mapper for Heterogeneous Systems," in *IEEE/ACM Transactions on Computational Biology and Bioinformatics*, vol. 18, no. 4, pp. 1426-1438, 1 July-Aug. 2021, doi: 10.1109/TCBB.2019.2943856.
16. T. Bunnam, A. Soltan, D. Sokolov, O. Maevsky and A. Yakovlev, "Toward Designing Thermally-Aware Memristance Decoder," in *IEEE Transactions on Circuits and Systems I: Regular Papers*. vol. 66, no. 11, pp. 4337-4347, Nov. 2019.
doi: 10.1109/TCSI.2019.2925021
17. A. Wheeldon, J. Morris, D. Sokolov and A. Yakovlev, “Self-timed, minimum latency circuits for the internet of things,” *Integration*, Vol. 69, November 2019, pp.138-146, ISSN 0167-9260,
doi: 10.1016/j.vlsi.2019.01.013.
18. A. N. Abdulfattah, C. C. Tsimenidis, B. Z. Al-Jewad and A. Yakovlev, "Performance Analysis of MICS-Based RF Wireless Power Transfer System for Implantable Medical Devices," in *IEEE Access*, vol. 7, pp. 11775-11784, 2019.
doi: 10.1109/ACCESS.2019.2891815
19. A. Yakovlev, “Energy current and computing,” Phil. Trans. Royal Soc A, Math, Phys. and Eng Sci. Theme issue Celebrating 125 years of Oliver Heaviside's ‘Electromagnetic Theory’ compiled and edited by Christopher Donaghy-Spargo and Alex Yakovlev, vol. 376, Issue 2134, 15 Nov. 2018, doi: 10.1098/rsta.2017.0449
20. C. Donaghy-Spargo and A. Yakovlev, “Oliver Heaviside’s electromagnetic theory,“ Phil. Trans. Royal Soc A, Math, Phys. and Eng Sci. Theme issue Celebrating 125 years of Oliver Heaviside's ‘Electromagnetic Theory’ compiled and edited by Christopher Donaghy-Spargo and Alex Yakovlev, vol. 376, Issue 2134, 15 Nov. 2018, doi: 10.1098/rsta.2018.0229
21. J. Beaumont, A. Mokhov, D. Sokolov and A. Yakovlev, "High-Level Asynchronous Concepts at the Interface Between Analog and Digital Worlds," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, no. 1, pp. 61-74, Jan. 2018.
doi: 10.1109/TCAD.2017.2748002
22. R. Shafik, A. Yakovlev and S. Das, "Real-Power Computing," in *IEEE Transactions on Computers*, vol. 67, no. 10, pp. 1445-1461, 1 Oct. 2018.
doi: 10.1109/TC.2018.2822697

23. I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov, S. Das and A. Yakovlev, "Significance-Driven Logic Compression for Energy-Efficient Multiplier Design," in *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 8, no. 3, pp. 417-430, Sept. 2018.
doi: 10.1109/JETCAS.2018.2846410
24. A. Rafiev, M. A. N. Al-Hayanni, F. Xia, R. Shafik, A. Romanovsky and A. Yakovlev, "Speedup and Power Scaling Models for Heterogeneous Many-Core Systems," in *IEEE Transactions on Multi-Scale Computing Systems*, vol. 4, no. 3, pp. 436-449, 1 July-Sept. 2018.
doi: 10.1109/TMSCS.2018.2791531
25. A. N. Abdulfattah, C. C. Tsimenidis, and A. Yakovlev, Ultra-low power m-sequence code generator for body sensor node applications, In Integration, the VLSI Journal, 2017, https://doi.org/10.1016/j.vlsi.2017.10.004.
26. J. Beaumont, A. Mokhov, D. Sokolov and A. Yakovlev, "High-level asynchronous concepts at the interface between analogue and digital worlds," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, no. 1, pp. 61-74, Jan. 2018
doi: 10.1109/TCAD.2017.2748002
27. F. Xia, A. Rafiev, A. Aalsaud, M. Al-Hayanni, J. Davis, J. Levine, A. Mokhov, A. Romanovsky, R. Shafik, A. Yakovlev and S. Yang, Voltage, Throughput, Power, Reliability, and Multicore Scaling, *Computer*, vol. 50, no. 8, pp. 34-45, 2017.
doi: 10.1109/MC.2017.3001246
28. F. Burns; D. Sokolov; A. Yakovlev, "A Structured Visual Approach to GALS Modelling and Verification of Communication Circuits," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* , vol. 36, no.6, pp 938-951, June 2017
doi: 10.1109/TCAD.2016.2611508
29. J. Luo; K. Nikolic; B. D. Evans; N. Dong; X. Sun; P. Andras; A. Yakovlev; P. Degenaar, "Optogenetics in Silicon: A Neural Processor for Predicting Optically Active Neural Networks," in *IEEE Transactions on Biomedical Circuits and Systems*, vol.11, No.1, Feb. 2017, pp. 15-27.
doi: 10.1109/TBCAS.2016.2571339
30. M. Opoku Agyeman; Q. T. Vien; A. Ahmadnia; A. Yakovlev; K. F. Tong; T. Mak, "A Resilient 2-D Waveguide Communication Fabric for Hybrid Wired-Wireless NoC Design," in *IEEE Transactions on Parallel and Distributed Systems* , vol. 28, No.2, Feb. 2017, pp. 359-373
doi: 10.1109/TPDS.2016.2575836
31. V. Dubikhin, D. Sokolov, A. Yakovlev, and C. J. Myers, "Design of Mixed-signal Systems with Asynchronous Control," in *IEEE Design & Test*, Vol.33, No.5, pp. 44-55, Oct. 2016.
doi: 10.1109/MDAT.2016.2555916
32. A. Karkar, T. Mak, N. Dahir, R. Al-Dujaily, K. Tong and A. Yakovlev, "Network-on-Chip Multicast Architectures Using Hybrid Wire and Surface-Wave Interconnects," in *IEEE Transactions on Emerging Topics in Computing*, vol. 6, no. 3, pp. 357-369, 1 July-Sept. 2018.
doi: 10.1109/TETC.2016.2551043

33. A. Karkar, T. Mak, K. F. Tong and A. Yakovlev, A Survey of Emerging Interconnects for On-Chip Efficient Multicast and Broadcast in Many-Cores, *IEEE Circuits and Systems Magazine*, vol. 16, no. 1, pp. 58-72, First quarter 2016. doi: 10.1109/MCAS.2015.2510199
34. Q. Liu, T. Mak, T. Zhang, X. Niu, W. Luk and A. Yakovlev, Power-Adaptive Computing System Design for Solar-Energy-Powered Embedded Systems, IEEE Transactions on VLSI Systems, vol. 23, No. 8, pp. 1402-1414, August 2015, doi: 10.1109/TVLSI.2014.2342213.
35. J. Fernandes, M. Koutny, L. Mikulski, M. Pietkiewicz-Koutny, D. Sokolov and A. Yakovlev, Persistent and non-violent steps and the design of GALS systems, Fundamenta Informaticae, 2015, vo. 137 (1), pp. 143-170, doi: 10.3233/FI-2015-1173.
36. J.S. Guido and A. Yakovlev, Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging, *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on* , vol.23, no.2, pp.292-305, Feb. 2015 doi: 10.1109/TVLSI.2014.2306176
37. A. Yakovlev, A. Kushnerov, A. Mokhov and R. Ramezani, On hyperbolic laws of capacitor discharge through self-timed digital loads, Int. J. Circ. Theor. Appl., vol. 43, No. 10, pp. 1243-1262, October 2015; doi: 10.1002/cta.2010
38. A. Mokhov, M. Rykunov, D. Sokolov and A. Yakovlev, Design of Processors with Reconfigurable Microarchitecture. J. Low Power Electron. Appl. 2014, *4*, 26-43, doi:10.3390/jlpea4010026.
39. Mokhov, A.; Iliasov, A.; Sokolov, D.; Rykunov, M.; Yakovlev, A.; Romanovsky, A., Synthesis of Processor Instruction Sets from High-Level ISA Specifications, IEEE Transactions on Computers, vol. 63, no. 6, pp. 1552-1566, June 2014, doi: 10.1109/TC.2013.37
40. Nizar Dahir, Ra'ed Al-Dujaily, Terrence Mak and Alex Yakovlev, Thermal Optimization in 3D Network-on-Chip Based CMPs Using Dynamic Programming Networks, ACM Transactions on Embedded Computing Systems (TECS), Vol. 13, No.4s, Article 139; DOI: http://dx.doi.org/10.1145/2584668
41. Nizar Dahir, Terrence Mak, Fei Xia and Alex Yakovlev, Modelling and Tools for Power Supply Variation Analysis in Networks-on-Chip, IEEE Transactions on Computers, vol.63, no.3, pp.679-690, March 2014; doi: 10.1109/TC.2012.272
42. Ghaith Tarawneh, Alex Yakovlev, Terrence Mak, Eliminating Synchronization Latency Using Sequenced Latching, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.22, no.2, pp.408-419, Feb. 2014 doi: 10.1109/TVLSI.2013.2243177.
43. Ra'ed Al-Dujaily, Nizar Dahir, Terrence Mak, Fei Xia, and Alex Yakovlev, Dynamic Programming-Based Runtime Thermal Management (DPRTM): An Online Thermal Control Strategy for 3D-NoC Systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 19, Issue 1, December 2013, pp. 2.1-2.27, doi: 10.1145/2534382
44. Nizar Dahir, Terrence Mak, Ra'ed Al-Dujaily, and Alex Yakovlev, Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip, IET Computers & Digital Techniques, vol.7, no.6, pp.255-263, November 2013

doi: 10.1049/iet-cdt.2013.0029 (**Premium Award For Best Paper in IET CDT, 2015)**

45. Ammar Jallawi Karkar, Janice E. Turner, Kenneth Tong, Ra'ed AI-Dujaily, Terrence Mak, Alex Yakovlev, and Fei Xia, Hybrid wire-surface wave interconnects for next-generation networks-on-chip, IET Computers & Digital Techniques, vol.7, no.6, pp.294-303, November 2013 doi: 10.1049/iet-cdt.2013.0030
46. A. Jameson, E.G. Chester and A. Yakovlev, Address event representation neuromorphics to epiretinal colour vision, Electronics Letters, 31st January 2013, vol. 49, No.3, pp. 173-174.
47. R. Ramezani, A. Yakovlev, F. Xia, J. Murphy and D. Shang, Voltage Sensing Using an Asynchronous Charge-to-Digital Converter for Energy-Autonomous Environments, IEEE Journal of Emerging and Selected Topics in Circuits and Systems (JETCAS), vol.3, No. 1, pp. 35-44, March 2013; doi: 10.1109/JETCAS.2013.2242776
48. S. Golubcovs, D. Shang, F. Xia, A. Mokhov and A. Yakovlev. Concurrent Multiresource Arbiter: Design and Applications, IEEE Transactions on Computers, vol.62, no.1, pp.31-44, Jan. 2013. doi: 10.1109/TC.2011.218
49. R. Al-Dujaily, T. Mak, F. Xia, A. Yakovlev, C.-S. Poon, Dynamic On-Chip Thermal Optimization for Three-Dimensional Networks-On-Chip, The Computer Journal, 2012; doi: 10.1093/comjnl/bxs135; http://comjnl.oxfordjournals.org/content/early/2012/09/29/comjnl.bxs135.full.pdf+html
50. A. Rafiev, A. Mokhov, F. P. Burns, J. Murphy, A.M. Koelmans, A. Yakovlev, Mixed Radix Reed-Muller Expansions, IEEE Transactions on Computers, vol. 61, no. 8, pp. 1189-1202, August 2012, doi: 10.1109/TC.2011.124 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5953584&isnumber=6226550
51. A.N.M. Alahmadi, G. Russell, A. Yakovlev, Time difference amplifier design with improved performance parameters, Electronics Letters, 2012, 48(10), 562-563.
52. R. Al-Dujaily, T. Mak, F. Xia, A. Yakovlev, and M. Palesi, Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip, IEEE Transactions on Parallel and Distributed Systems, vol.23, no.7, pp.1205-1215, July 2012, doi: 10.1109/TPDS.2011.275
53. S. Hasan, S. Boussakta, and A. Yakovlev. FPGA-based architecture for a generalized parallel 2-D MRI filtering algorithms, American J. of Engineering and Applied Sciences, 5(1): 25-34, 2012 Science Publications.
54. S. Al-Azawi, S. Boussakta, and A. Yakovlev. Image compression algorithms using intensity based adaptive quantization coding, American J. of Engineering and Applied Sciences, 4(4): 504-512, 2011 Science Publications.
55. F. Xia, A. Mokhov, Y. Zhou, Y. Chen, I. Mitrani, D. Shang, D. Sokolov, and A. Yakovlev. Towards power-elastic systems through concurrency management, IET Computers and Digital Techniques (CDT), vol. 6, no. 1, pp. 33-42, January 2012.

56. Yu, B. Mak, T. Li, X. Xia, F. Yakovlev, A. Sun, Y. Poon, C.-S., Real-Time FPGA-Based Multichannel Spike Sorting Using Hebbian Eigenfilters, IEEE Journal of Emerging and Selected Topics in Circuits and Systems (JETCAS), vol.1, no.4, pp. 502-515, Dec. 2011.
57. X. Zhang, D. Shang, F. Xia, A. Yakovlev, A Novel Power Delivery Method for Asynchronous Loads in Energy Harvesting Systems, ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 7, no. 4, pp. 16.1-16.22 (Dec. 2011).
58. A. Mokhov, A. Alekseyev and A. Yakovlev. Encoding of processor instruction sets with explicit concurrency control, IET Computers & Digital Techniques, Vol. 5, No. 6, pp. 427-439 (November 2011).
59. S. Shedabale, G. Russell and A. Yakovlev. M-PRES: a statistical tool for modelling the impact of manufacturing process variations on circuit-level performance parameters, IET Circuits Devices Systems, Vol. 5, No.5, pp. 403-410, September 2011. DOI: 10.1049/iet-cds.2010.0110
60. F. Burns, A. Bystrov, A. Koelmans and A. Yakovlev. Security evaluation of balanced 1-of-n circuits, IEEE Transactions on VLSI Systems, v. 19, no. 11, November 2011, pp. 2135-2139.
61. T. Mak, R. Al-Dujaily, K. Zhou, K.-P. Lam, Y. Meng, A. Yakovlev and C.S.Poon, Dynamic Programming Networks for Large-Scale 3D Chip Integration, IEEE Circuits and Systems Magazine, Vol. 11, No. 3, Third Quarter 2011, pp. 51-62.
62. J. Zhou, M. Ashouei, D. Kinniment, J. Huisken, G. Russell and A. Yakovlev. Sub-threshold Synchronizer, Microelectronics Journal, vol. 42, no. 6, June 2011, pp. 840-850.
63. A. Mokhov, V. Khomenko and A. Yakovlev. Flat arbiters, Fundamenta Informaticae, Vol. 108, No.1-2, pp. 63-90, IOS Press, 2011.
64. A. Baz, D. Shang, F. Xia and A. Yakovlev. Self-timed SRAM for Energy Harvesting Systems, Journal of Low Power Electronics, vol. 7, no. 2, April 2011, pp. 274-284, American Scientific Publishers.
65. B. Halak and A. Yakovlev, Statistical analysis of crosstalk-induced errors for on-chip interconnects, IET Computers & Digital Techniques, Vol. 5, No. 2, pp. 104-112 (March 2011).
66. Andrey Mokhov, Alexandre (Alex) Yakovlev, Conditional Partial Order Graphs: Model, Synthesis, and Application, IEEE Transactions on Computers, vol. 59, no. 11, pp. 1480-1493, November 2010.
67. L. Dai, D. Shang, F. Xia and A. Yakovlev, Monitoring circuit based on threshold for fault-tolerant NoC, Electronics Letters, Vol. 46, Issue 14, pp. 984-985, 8 July 2010.
68. B. Halak and A. Yakovlev, Throughput optimization for area-constrained links with crosstalk avoidance methods, IEEE Transactions on VLSI Systems, vol. 18, no. 6, pp. 1016-1019 (June 2010)
69. Y. Chen, F. Xia, D. Shang, and A. Yakovlev, Fine-grain stochastic modelling of dynamic power management policies and analysis of their power–latency tradeoffs, IET Software, Vol.3, Iss.6, pp. 458-469, Dec.2009

70. P. Darondeau, M. Koutny, M. Pietkiewicz-Koutny, and A. Yakovlev. Synthesis of Nets with Step Firing Policies, Fundamenta Informaticae, Vol. 94, No.3-4, pp. 275-303, IOS Press, 2009.
71. F. Burns, J. Murphy, A. Koelmans and A. Yakovlev, Efficient advanced encryption standard implementation using lookup and normal basis, IET Computers & Digital Techniques, Vol. 3, No. 3, pp. 270-280 (May 2009).
72. D. Sokolov, I. Poliakov and A. Yakovlev, Analysis of Static Dataflow Structures, Fundamenta Informaticae, Vol. 88, No.4, pp. 581-610, IOS Press, 2008.
73. S. Shedabale, H. Ramakrishnan, G. Russell, A. Yakovlev, and S. Chattopadhyay. Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response surface approach, IET Circuits, Devices & Systems, Volume 2, Issue 5, p. 451-464, October 2008.
74. V. Khomenko, A. Madalinski and A. Yakovlev, Resolution of Encoding Conflicts by Signal Insertion and Concurrency Reduction Based on STG Unfoldings, Fundamenta Informaticae, Vol. 86, No.3, pp. 299-323, IOS Press, 2008.
75. P.Y.K. Cheung and A.Yakovlev. Comments on the BCS Lecture 'The Future of Computer Technology and its Implications for the Computer Industry' by Professor Steve Furber, The Computer Journal, BCS, 51(6), pp. 741-742, November 2008.
76. B. Halak and A. Yakovlev. Fault-Tolerant Techniques to Minimize the Impact of Crosstalk on Phase Encoded Communication Channels, IEEE Transactions on Computers, Vol. 57, No.4, April 2008, pp. 505-519.
77. C. S. D'Alessandro, D. Shang, A. Bystrov, A.V. Yakovlev and O. Maevsky. Phase-Encoding for On-Chip Signalling, IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 55, No.2, March 2008, pp. 535-545.
78. J. Zhou, D.J. Kinniment, C.E. Dike, G. Russell and A.V. Yakovlev, On-chip Measurement of Deep Metastability in Synchronizers, IEEE Journal of Solid-State Circuits, vol. 43, no. 2, February 2008, pp. 550-557.
79. D.J. Kinniment, C.E. Dike, K. Heron, G. Russell and A. Yakovlev, Measuring Deep Metastability and Its Effect on Synchronizer Performance, IEEE Transactions on VLSI Systems, vol. 15, no. 9, pp. 1028-1039, September 2007.
80. F. Burns, J. Murphy, D. Shang, A. Koelmans and A. Yakovlev. Dynamic global security-aware synthesis using SystemC, IET Computers and Digital Techniques, July 2007, Vol. 1, Issue 4, pp 405-413.
81. D. Shang, A. Yakovlev, A. Koelmans, D. Sokolov and A. Bystrov. Registers for Phase Difference Based Logic, IEEE Trans on VLSI Systems, vol. 15, no. 6, pp. 720-724, June 2007.
82. D. Sokolov, A. Bystrov and A.Yakovlev. Direct mapping of low-latency asynchronous controllers from STGs, IEEE Transactions on CAD, vol.26, No. 6, pp. 993-1009, June 2007.
83. S. Dasgupta and A.Yakovlev. Comparative analysis of GALS clocking schemes, IET Computers and Digital Techniques, vol. 1, No.2, pp. 59-69, March 2007.
84. K. Gorgonio, J. Cortadella, F. Xia and A. Yakovlev, Automating Synthesis of Asynchronous Communication Mechanisms, Fundamenta Informaticae, Volume 78, Issue 1, pp 75-100, IOS Press, 2007

85. C. D'Alessandro, A. Bystrov and A. Yakovlev, Improved Phase-Encoding Signalling, Electronics Letters, Vol. 43, No. 4, pp. 216-217 (February 2007).
86. D. Shang, F. Burns, A. Bystrov, A. Koelmans, D. Sokolov and A. Yakovlev. High-security asynchronous circuit implementation of AES, IEE Proceedings, Computers and Digital Techniques, vol.153, No.2, March 2006, pp. 71-77.
87. V. Khomenko, M. Koutny and A. Yakovlev. Logic Synthesis for Asynchronous Circuits Based on STG Unfoldings and Incremental SAT, Fundamenta Informaticae, Volume 70, Issue 1-2, pp 49-73, IOS Press, 2006.
88. F. Xia, F. Hao, I. Clark, A.Yakovlev, and E. G. Chester. Buffered Asynchronous Communication Mechanisms. Fundamenta Informaticae, Volume 70, Issue 1-2, pp 155-170, IOS Press, 2006
89. D. Sokolov, J. Murphy, A. Bystrov and A. Yakovlev, Design and Analysis of Dual-Rail Circuits for Security Applications, IEEE Transactions on Computers, Vol. 54, No.4, pp. 449-460, April 2005.
90. D. Sokolov and A. Yakovlev, Clock-less circuits and system synthesis, IEE Proceedings, Computers and Digital Techniques, vol.152, No.3, May 2005, pp. 298-316.
91. F. Burns, D. Shang, A.M. Koelmans and A. Yakovlev. Scheduling and allocation using closeness tables, IEE Proceedings, Computers and Digital Techniques, Vol. 151, No.5, September 2004, pp.332-340.
92. A. Yakovlev, S. Furber, R. Krenz, A. Bystrov. Design and Analysis of a Self-timed Duplex Communication System, IEEE Transactions on Computers, Vol. 53, No.7, pp. 798-814, July 2004.
93. D. Shang, F.Burns, A.Koelmans, A.Yakovlev, F. Xia. Asynchronous system synthesis based on direct mapping using VHDL and Petri nets, IEE Proceedings, Computers and Digital Techniques, Vol. 151, No.3, May 2004, pp. 209-220 (**Premium Award of IEE CDT, 2005)**
94. V. Khomenko, M. Koutny, and A. Yakovlev: Detecting State Coding Conflicts in STG Unfoldings Using SAT. Special Issue on Best Papers from ICACSD'2003, IOS Press, Fundamenta Informaticae 62(2) (2004) 1-21.
95. A. Madalinski, A. Bystrov, V. Khomenko and A. Yakovlev. Visualisation and resolution of encoding conflicts in asynchronous circuit design, IEE Proc. CDT, vol. 150, No.5, Sept. 2003, pp. 285-293 (Special issue of Best papers at DATE'2003).
96. D.J. Kinniment, O.V. Maevsky, A. Bystrov, G. Russell, A.V. Yakovlev. On-chip structures for timing measurement and test, Microprocessors and Microsystems, Vol. 27, No. 9 (October 2003), pp. 473-483.
97. H. Saito, A. Kondratyev, J. Cortadella, L. Lavagno, T. Nanya and A. Yakovlev, Design of asynchronous controllers with delay insensitive interface, IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences, Vol. E85-A(12): 2577-2585, December 2002.
98. F. Xia, A.V. Yakovlev, I.G. Clark and D. Shang. Data communication in systems with heterogeneous timing, IEEE Micro, vol. 22, No. 6, pp. 58-69, Nov./Dec. 2002.

99. A.M. Abas, A.Bystrov, D.J. Kinniment, O.V. Maevsky, G. Russell, and A.V.Yakovlev. Time difference amplifier, Electronics Letters, vol. 38, no. 23, pp. 1437-1438, 7 November 2002.
100. D.J. Kinniment, A. Bystrov, A.V. Yakovlev. Synchronization Circuit Performance, IEEE Journal of Solid-State Circuits, vol. 37, no. 2, Feb. 2002, pp. 202-209.
101. J. Cortadella, M.Kishinevsky, S.M. Burns, K.S. Stevens, A. Kondratyev, L. Lavagno, A. Taubin, A. Yakovlev, Lazy Transition Systems and Asynhronous Circuit Synthesis with Relative Timing Assumptions. IEEE Trans. of CAD, Vol. 21, No. 2, Feb. 2002, pages 109-130.
102. A. Burns, A.J. Wellings, F. Burns, A.M. Koelmans, M. Koutny, A. Romanovsky, A. Yakovlev. Modelling and Verification of an Atomic Action protocol implemented in ADA, Int. J. of Comp. Systems & Eng.,vol. 16 (3): 173-182, May 2001.
103. A.Burns, A.J.Wellings, A.M.Koelmans, M.Koutny, A.Romanovsky, A.Yakovlev. On Developing and Verifying Design Abstractions for Reliable Concurrent Programming in Ada. Ada Letters, v. XXI, no. 1, March 2001, pp. 48-55.
104. D. J. Kinniment, A.V. Yakovlev, and B. Gao. Synchronous and Asynchronous A-D Conversion, IEEE Transactions on VLSI systems, Vol. 8 No. 2 Apr. 2000, pp. 217-219.
105. F. Burns, A. Koelmans and A. Yakovlev. WCET Analysis of Superscalar Processors Using Simulation With Coloured Petri Nets, Real-Time Systems, The International Journal of Time-Critical Computing Systems, Volume 18, Issue 2/3, May 2000, Kluwer Academic Publishers, pp. 275-288.
106. D.J. Kinniment, A.V. Yakovlev. Low power, low noise micropipelined flash A-D converter, IEE Proc. Circuits, Devices Systems, vol. 146, no.5, October 1999, pp 263-267.
107. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, E. Pastor, and A. Yakovlev. Decomposition and technology mapping of speed-independent circuits using boolean relations. IEEE Trans. of CAD, Vol. 18, No. 9, Sep. 1999, pp. 1221-1236.
108. L. Lloyd, K. Heron, A. Yakovlev, and A.M. Koelmans. Asynchronous microprocessors: from high level model to FPGA implementation. Journal of Systems Architecture vol. 45 (1999), pp. 975-1000, Elsevier.
109. A. Bystrov and A. Yakovlev. Ordered arbiters. Electronics Letters, 27th May 1999, Vol. 35, No. 11, pp. 877-879.
110. F.B. Burns, A.M. Koelmans, A.V. Yakovlev. Analysing superscalar processor architectures with coloured Petri nets. Int. Journal on Software Tools for Technology Transfer, Vol.2, No.2, December 1998, Springer, pp. 182-191.
111. A. Yakovlev, D.J. Kinniment, F. Xia and A.M. Koelmans. A FIFO buffer with non-blocking interface. IEEE Computer Society TCVLSI Technical Bulletin, Fall 1998, pp. 11-14.
112. A. Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavagno, and A. Yakovlev. Logic decomposition of speed-independent circuits (invited and refereed paper), Proceedings of IEEE, vol. 87, no.2, pp. 347-362, Feb. 1999.

113. A. Kondratyev and M. Kishinevsky and A. Yakovlev. Hazard-free implementation of speed-independent circuits, IEEE Trans. on CAD, vol. 17, no. 9, pp. 749-771, Sept. 1998.
114. J. Cortadella, M. Kishinevsky, L. Lavagno and A. Yakovlev, Deriving Petri Nets from Finite Transition Systems, IEEE Transactions on Computers, Vol. 47, Number 8, pages 859-882, Aug. 1998.
115. I.G. Clark, F. Xia, A.V. Yakovlev and A.C. Davies. Petri net models of latch metastability, Electronics Letters, 2nd April 1998, Vol. 34, No.7, pp. 635-636.
116. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, A region-based theory for state assignment in speed-independent circuits, IEEE Trans. on CAD, vol. 16, no. 8, August 1997, pp. 793-812.
117. A. Yakovlev. Designing Control Logic for Counterflow Pipeline Processor Using Petri nets, Formal Methods in Systems Design (Kluwer), Vol. 12, No.1 (January 1998), pp. 39-71.
118. A. Semenov, A.M. Koelmans, L. Lloyd and A. Yakovlev. Designing an asynchronous processor using Petri nets, IEEE Micro, Vol. 17, No. 2 (March/April 1997), pp. 54-64.
119. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers, IEICE Trans. Inf. & Syst., Vol. E80-D, No.3, March 1997, pp. 315-325.
120. A. Yakovlev, A.M. Koelmans, A. Semenov and D.J.Kinniment, Modelling, Analysis and Synthesis of Asynchronous Control Circuits Using Petri Nets, INTEGRATION: the VLSI Journal, Vol. 21 (1996), pp. 143-170.
121. A. Yakovlev, L. Lavagno and A. Sangiovanni-Vincentelli. A unified signal transition graph model for asynchronous control circuit synthesis. Formal Methods in System Design (Kluwer), Vol. 9, No. 3, Nov. 1996, pp. 139-188.
122. A. Yakovlev, M. Kishinevsky, A. Kondratyev, L. Lavagno and M. Pietkiewicz-Koutny. On the Models for Asynchronous Circuit Behaviour with OR Causality. Formal Methods in Systems Design (Kluwer), Vol. 9, No. 3, Nov. 1996, pp. 189-234.
123. A. Yakovlev, A. Koelmans, and L. Lavagno. High level modelling and design of asynchronous interface logic, IEEE Design and Test of Computers, Spring 1995, pp. 32-40.
124. A. Yakovlev, A. Petrov, and L. Lavagno. A Low Latency Asynchronous Arbitration Circuit, IEEE Trans. on VLSI Systems, vol. 2, No. 3, Sept. 1994, pp. 372-377.
125. A.V. Yakovlev. Structural technique for fault-masking in asynchronous interfaces. IEE Proceedings E (Computers and Digital Techniques), Vol. 140, No.2, March 1993, pp. 81-91.
126. L.Ya. Rosenblum, A.V. Yakovlev, and V.B. Yakovlev. A look at concurrency semantics through "lattice glasses".Bulletin of the EATCS (European Association for Theoretical Computer Science), v37, 1989, pp. 175-180.
127. A. Yakovlev. Designing Self-Timed Systems, VLSI SYSTEMS DESIGN, Vol. VI, No. 9, September 1985, pp. 70-90.

128. Yu.G. Karpov, L.Ya. Rosenblum, A.V. Yakovlev, and V.N. Zakharov. Control of asynchronous processes in systolic arrays, Soviet Journal of Computer Sciences (translated from Russian, J. Wiley), vol.27, No.2, (1989).
129. V.I. Varshavsky, V.B. Marakhovsky, L.Ya. Rosenblum, A.V. Yakovlev, Yu.S. Tatarinov, and V.Ya. Volodarskii. Structural organisation and information interchange protocols for a fault-tolerant self-synchronous ring baseband channel, Automatic Control and Computer Science (translated from Russian, Allerton Press),vol.22, No.4, pp.44-51 (1988).
130. V.I. Varshavsky, V.B. Marakhovsky, L.Ya. Rosenblum, A.V. Yakovlev, Yu.S. Tatarinov, and V.Ya. Volodarskii. Hardware implementation of protocols for a fault-tolerant self-synchronous ring channel, ibid., vol.22, No.6, pp. 59-67 (1988).
131. V.I. Varshavsky, V.B. Marakhovsky, L.Ya. Rosenblum, A.V. Yakovlev, Yu.S. Tatarinov, and V.Ya. Volodarskii. Algorithmic and structural organisation of test and recovery facilities in a self-synchronous ring, ibid., vol.23, No.1, pp.53-58 (1989).
132. V.I. Varshavsky, V.B. Marakhovsky, L.Ya. Rosenblum, and A.V.Yakovlev. From specification to hardware implementation of physical layer protocols, ibid., vol. 21, No.5, pp.59-65 (1987).
133. V.I. Varshavsky, V.B. Marakhovsky, L.Ya. Rosenblum, A.V. Yakovlev, and Yu. S. Tatarinov. Towards fault-tolerant hardware implementation of physical layer network protocols, ibid., vol.20, No.6, pp.71-76 (1986).
134. V.I. Varshavsky, V.B. Marakhovsky, L.Ya. Rosenblum, and A.V. Yakovlev. Principles of self-timing and interface models in VLSI systems, ibid., vol. 19, No.3, pp.72-78 (1985).
135. V.I. Varshavsky, V.B. Marakhovsky, L.Ya. Rosenblum, and A.V. Yakovlev. Implementation and analysis of the TRIMOSBUS self-clocking interface, ibid., vol.19, No.4, pp.80-87 (1985).

Conference papers (refereed):

1. I. Haddadi, I. Qiqieh, R. Shafik, F. Xia, M. Al-hayanni and A. Yakovlev, "Run-time Configurable Approximate Multiplier using Significance-Driven Logic Compression," *2021 IEEE 39th International Conference on Computer Design (ICCD)*, 2021, pp. 117-124, doi: 10.1109/ICCD53106.2021.00029.
2. A. Yakovlev, R. G. MacDonald, A. Ventisei, T. Knightley, J. Riley and V. Pacheco-Peña, "TEM pulse routing and switching via series and parallel interconnected waveguide crossings," *2021 Fifteenth International Congress on Artificial Materials for Novel Wave Phenomena (Metamaterials)*, 2021, pp. 311-313, doi: 10.1109/Metamaterials52332.2021.9577189.
3. A. Wheeldon, A. Yakovlev and R. Shafik, Self-timed Reinforcement Learning using Tsetlin Machine, 2021 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), Sept. 7-10 2021, pp. 40-47, DOI 10.1109/ASYNC48570.2021.00014
4. A. Kushnerov, M. Medina, and A. Yakovlev, Towards Hazard-Free Multiplexer Based Implementation of Self-Timed Circuits, 2021 27th IEEE International

Symposium on Asynchronous Circuits and Systems (ASYNC), Sept. 7-10 2021, pp. 17-24, DOI: 10.1109/ASYNC48570.2021.00011
5. S. Mileiko, O. Cetinkaya, A. Yakovlev and D. Balsamo, "A Non-Intrusive Ultrasonic Sensor System for Water Flow Rate Measurement," *2021 IEEE Sensors Applications Symposium (SAS)*, 2021, pp. 1-6, doi: 10.1109/SAS51076.2021.9530165.
6. A. Chan, D. Sokolov, V. Khomenko, D. Lloyd and A. Yakovlev, "Synthesis of SI Circuits from Burst-Mode Specifications," *2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2021, pp. 366-369, doi: 10.23919/DATE51398.2021.9474117.
7. S. Maheshwari, R. Shafik, I. Wilson, A. Yakovlev, V. Y. Gudur and A. Acharyya, "PLEDGER: Embedded Whole Genome Read Mapping using Algorithm-HW Co-design and Memory-aware Implementation," *2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2021, pp. 1855-1858, doi: 10.23919/DATE51398.2021.9473909.
8. S. Yu, R. Shafik, T. Bunnam, K. Chen and A. Yakovlev, "Optimized Multi-Memristor Model based Low Energy and Resilient Current-Mode Multiplier Design," *2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2021, pp. 1230-1233, doi: 10.23919/DATE51398.2021.9473926.
9. A. Wheeldon, A. Yakovlev, R. Shafik and J. Morris, "Low-Latency Asynchronous Logic Design for Inference at the Edge," *2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2021, pp. 370-373, doi: 10.23919/DATE51398.2021.9474126.
10. Dainius Jenkus, Fei Xia, Rishad Shafik, and Alex Yakovlev, QoS-Aware Power Minimization of Distributed Many-Core Servers using Transfer Q-Learning, Design, Automation and Test in Europe System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA) Workshop, 2021.
11. Abeyrathna, K. Darshana, Ole-Christoffer Granmo, Rishad Shafik, Alex Yakovlev, Adrian Wheeldon, Jie Lei, and Morten Goodwin. “A Novel Multi-step Finite-State Automaton for Arbitrarily Deterministic Tsetlin Machine Learning.” In International Conference on Innovative Techniques and Applications of Artificial Intelligence, pp. 108-122. Springer, Cham, 2020. [Best student paper award].
12. T. Bunnam, A. Soltan, D. Sokolov, A. Yakovlev and O. Maevsky, "Toward Designing Thermally-Aware Memristance Decoder," *2020 IEEE International Symposium on Circuits and Systems (ISCAS)*, Sevilla, 2020, pp. 1-1, doi: 10.1109/ISCAS45731.2020.9181044.
13. S. Mileiko, T. Bunnam, F. Xia, R. Shafik and A. Yakovlev, "Dynamics of Time-Domain Power-Elastic Circuits for Pervasive Machine Learning," *2020 IEEE International Symposium on Circuits and Systems (ISCAS)*, Sevilla, 2020, pp. 1-5, doi: 10.1109/ISCAS45731.2020.9180608.
14. Shengqi Yu, Rishad Shafik, Thanasin Bunnam, Kaiyun Chen and Alex Yakovlev, Self-Amplifying Current-Mode Multiplier Design Using a Multi-Memristor Crossbar Cell Structure, 27th IEEE International Conference on Electronics Circuits and Systems, 2020.

15. Jie Lei, Adrian Wheeldon, Rishad Shafik, Alex Yakovlev and Ole-Christoffer Granmo, From Arithmetic to Logic Based AI: a Comparative Analysis of Neural Networks and Tsetlin Machine, 27th IEEE International Conference on Electronics Circuits and Systems, 2020. [Best poster award].
16. R. Shafik, A. Wheeldon and A. Yakovlev, "Explainability and Dependability Analysis of Learning Automata based AI Hardware," *2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS)*, Napoli, Italy, 2020, pp. 1-4, doi: 10.1109/IOLTS50870.2020.9159725.
17. S. Yu, A. Soltan, R. Shafik, T. Bunnam, F. Xia, D. Balsamo, A. Yakovlev, "Current-Mode Carry-Free Multiplier Design using a Memristor-Transistor Crossbar Architecture," *2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Grenoble, France, 2020, pp. 638-641, doi: 10.23919/DATE48585.2020.9116417.
18. S. Maheshwari, R. Shafik, I. Wilson, A. Yakovlev and A. Acharyya, "REPUTE: An OpenCL based Read Mapping Tool for Embedded Genomics," *2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Grenoble, France, 2020, pp. 121-126, doi: 10.23919/DATE48585.2020.9116238.
19. D. Li, F. Xia, J. Luo and A. Yakovlev, "Modelling Reversion Loss and Shoot-through Current in Switched-Capacitor DC-DC Converters with Petri Nets," *2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Rhodes, Greece, 2019, pp. 69-74.
20. S. Golubcovs, A. Mokhov, A. Bystrov, D. Sokolov and A. Yakovlev, "Generalised Asynchronous Arbiter," *2019 19th International Conference on Application of Concurrency to System Design (ACSD)*, Aachen, Germany, 2019, pp. 3-12.
    doi: 10.1109/ACSD.2019.00005
21. S. Mileiko, R. Shafik, A. Yakovlev and J. Edwards, "A Pulse Width Modulation based Power-elastic and Robust Mixed-signal Perceptron Design," *2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Florence, Italy, 2019, pp. 1603-1606.
    doi: 10.23919/DATE.2019.8714806
22. M. Al-daloo, A. Soltan and A. Yakovlev, "Overview study of on-chip interconnect modelling approaches and its trend," *2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)*, Thessaloniki, 2018, pp. 1-5.
    doi: 10.1109/MOCAST.2018.8376647
23. D. Sokolov, V. Khomenko, A. Yakovlev and D. Lloyd, "Design and Verification of Speed-Independent Circuits with Arbitration in Workcraft," *2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)*, Vienna, 2018, pp. 30-31.
    doi: 10.1109/ASYNC.2018.00017
24. O. Benafa, D. Sokolov and A. Yakovlev, "Loadable Kessels Counter," *2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)*, Vienna, 2018, pp. 102-109.
    doi: 10.1109/ASYNC.2018.00035

25. D. Li, D. Shang, F. Xia and A. Yakovlev, "Modelling Switched-Capacitor DC-DC Converters with Signal Transition Graphs," *2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)*, Prague, 2018, pp. 1-100. doi: 10.1109/SMACD.2018.8434869
26. T. Bunnam, A. Soltan, D. Sokolov and A. Yakovlev, "An Excitation Time Model for General-purpose Memristance Tuning Circuit," *2018 IEEE International Symposium on Circuits and Systems (ISCAS)*, Florence, 2018, pp. 1-5. doi: 10.1109/ISCAS.2018.8351151
27. H. Alrudainy, R. Shafik, A. Mokhov and A. Yakovlev, "Lifetime reliability characterization of N/MEMS used in power gating of digital integrated circuits," *2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)*, Cambridge, 2017, pp. 1-6. doi: 10.1109/DFT.2017.8244452
28. A. Rafiev, F. Xia, A. Iliasov, R. Gensh, A. Romanovsky, A. Yakovlev, "Error-based Metric for Cross-Layer Cut Determination," In: Fummi, F. and Will, R.(Eds), Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2016, Lecture Notes in Electrical Engineering, vol. 454, Springer, 2018, pp. 59-82. doi: 10.1007/978-3-319-62920-9_4
29. A. Aalsaud, A. Rafiev, F. Xia, R. Shafik and A. Yakovlev, "Model-Free Runtime Management of Concurrent Workloads for Energy-Efficient Many-Core Heterogeneous Systems," *2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Platja d'Aro, 2018, pp. 206-213. doi: 10.1109/PATMOS.2018.8464142
30. A. Aalsaud, H. Alrudainv, R. Shafik, F. Xia and A. Yakovlev, "MEMS-Based Runtime Idle Energy Minimization for Bursty Workloads in Heterogeneous Many-Core Systems," *2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Platja d'Aro, 2018, pp. 198-205. doi: 10.1109/PATMOS.2018.8464152
31. A. Mokhov, A. De Gennaro, G. Tarawneh, J. Wray, G. Lukyanov, S. Mileiko, J. Scott, A. Yakovlev, A. Brown, "Language and Hardware Acceleration Backend for Graph Processing," In: Große D., Vinco S., Patel H. (eds), Languages, Design Methods, and Tools for Electronic System Design, 2017, Lecture Notes in Electrical Engineering, vol 530. Springer, pp. 71-88, 2019. doi: 10.1007/978-3-030-02215-0_4
32. Dave Burke, Dainius Jenkus, Issa Qiqieh, Rishad Shafik, Shidhartha Das, and Alex Yakovlev. 2017. Significance-driven adaptive approximate computing for energy-efficient image processing applications: special session paper. In Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis Companion (CODES '17), Seol, Republic of Koera, ACM, New York, NY, USA, Article 28, 2 pages. DOI: https://doi.org/10.1145/3125502.3125554

33. K. Al-Maaitah, I. Qiqieh, A. Soltan and A. Yakovlev, "Configurable-accuracy approximate adder design with light-weight fast convergence error recovery circuit," *2017 IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT)*, Aqaba, 2017, pp. 1-6.
doi: 10.1109/AEECT.2017.8257753
34. K. Al-Maaitah, G. Tarawneh, A. Soltan, I. Qiqieh and A. Yakovlev, "Approximate adder segmentation technique and significance-driven error correction," *2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Thessaloniki, Greece, Sep. 2017, pp. 1-6.
doi: 10.1109/PATMOS.2017.8106986
35. T. Bunnam, A. Soltan, D. Sokolov and A. Yakovlev, "Pulse controlled memristor-based delay element," *2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Thessaloniki, Greece, Sep. 2017, pp. 1-8.
doi: 10.1109/PATMOS.2017.8106977
36. A. Wheeldon, J. Morris, D. Sokolov and A. Yakovlev, "Power proportional adder design for Internet of Things in a 65 nm process," *2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Thessaloniki, Greece, Sep. 2017, pp. 1-6. **(Best poster paper award)**
doi: 10.1109/PATMOS.2017.8106973
37. I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov, S. Das and A. Yakovlev, "Energy-efficient approximate wallace-tree multiplier using significance-driven logic compression," *2017 IEEE International Workshop on Signal Processing Systems (SiPS)*, Lorient, France, 3-5 Oct. 2017, pp. 1-6.
doi: 10.1109/SiPS.2017.8109990
38. D. Burke, D. Jenkus, I. Qiqieh, R. Shafik, S. Das and A. Yakovlev, "Special session paper: significance-driven adaptive approximate computing for energy-e!icient image processing applications," *2017 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*, Seoul, Korea (South), 2017, pp. 1-2.
doi: 10.1145/3125502.3125554
39. V. Khomenko, A. Mokhov, D. Sokolov and A. Yakovlev, "Formal Design and Verification of an Asynchronous SRAM Controller," *2017 17th International Conference on Application of Concurrency to System Design (ACSD)*, Zaragoza, Spain, 2017, pp. 59-67.
doi: 10.1109/ACSD.2017.12
40. A. Rafiev, F. Xia, A. Iliasov, A. Romanovsky and A. Yakovlev, "Selective Abstraction for Estimating Extra-Functional Properties in Networks-on-Chips Using ArchOn Framework," *2017 17th International Conference on Application of Concurrency to System Design (ACSD)*, Zaragoza, Spain, 2017, pp. 80-85.
doi: 10.1109/ACSD.2017.13
41. V. Khomenko, D. Sokolov, A. Mokhov and A. Yakovlev, "WAITX: An Arbiter for Non-persistent Signals," *2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)*, San Diego, CA, USA, May 2017,

pp. 33-40.
doi: 10.1109/ASYNC.2017.8
42. J. Fernandes, D. Sokolov and A. Yakovlev, "Elastic Bundles: Modelling and Synthesis of Asynchronous Circuits with Granular Rigidity," *2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)*, San Diego, CA, USA, 2017, pp. 57-64.
doi: 10.1109/ASYNC.2017.14
43. J. Cortadella, A. Moreno, D. Sokolov, A. Yakovlev and D. Lloyd, "Waveform Transition Graphs: A Designer-Friendly Formalism for Asynchronous Behaviours," *2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)*, San Diego, CA, USA, 2017, pp. 73-74.
doi: 10.1109/ASYNC.2017.24
44. S. Mileiko, A. Kushnerov, D. Sokolov and A. Yakovlev, "Self-timed control of multiphase switched capacitor converters," *2017 European Conference on Circuit Theory and Design (ECCTD)*, Catania, Italy, 2017, pp. 1-4.
doi: 10.1109/ECCTD.2017.8093260
45. A. Kushnerov, T. J. P. Liang and A. Yakovlev, "Multiphase ternary Fibonacci 2D switched capacitor converters," *2017 European Conference on Circuit Theory and Design (ECCTD)*, Catania, Italy, 2017, pp. 1-4.
doi: 10.1109/ECCTD.2017.8093316
46. A. Soltan, A. G. Radwan and A. Yakovlev, "Elmore delay in the fractional order domain," *2017 European Conference on Circuit Theory and Design (ECCTD)*, Catania, Italy, 2017, pp. 1-4.
doi: 10.1109/ECCTD.2017.8093242
47. Y. Zhou, C. Shi, Z. Deng and A. Yakovlev, Synthesis and Optimization of Asynchronous Dual Rail Encoded Circuits Based on Partial Acknowledgement, Proceedings of IEEE International Conference on ASIC (ASICON 2017), Guiyang, China, 25-28 October 2017, pp. 512-519. doi: 10.1109/ASICON.2017.8252522
48. G. Tarawneh, A. Mokhov, M. Naylor, A. Rast, S.W. Moore, D.B. Thomas, A. Yakovlev and A. Brown, "Programming Model to Develop Supercomputer Combinatorial Solvers," *2017 46th International Conference on Parallel Processing Workshops (ICPPW)*, Bristol, 2017, pp. 171-179.
doi: 10.1109/ICPPW.2017.35
49. M. A. N. Al-hayanni, R. Shafik, A. Rafiev, F. Xia and A. Yakovlev, "Speedup and Parallelization Models for Energy-Efficient Many-Core Systems Using Performance Counters," *2017 International Conference on High Performance Computing & Simulation (HPCS)*, Genoa, Italy, 2017, pp. 410-417.
doi: 10.1109/HPCS.2017.68
50. A. Mokhov, D. Sokolov, V. Khomenko and A. Yakovlev, "Asynchronous Arbitration Primitives for New Generation of Circuits and Systems," *2017 New Generation of CAS (NGCAS)*, Genova, Italy, 2017, pp. 81-84.
doi: 10.1109/NGCAS.2017.43
51. R. Gensh, A. Rafiev, F. Xia, A. Romanovsky, and A. Yakovlev, Modelling for Systems with Holistic Fault Tolerance, Proceedings of Software Engineering for Resilient Systems: 9th International Workshop, SERENE 2017, Geneva,

Switzerland, September 4-5, 2017, LNCS vol. 10479, Springer Int. Publishers, pp. 169-183.
doi="10.1007/978-3-319-65948-0_11"

52. V. Dubikhin, D. Sokolov, C. J. Myers, A. Mokhov and A. Yakovlev, "Model Discovery for Analog/Mixed-Signal Circuits," *FAC 2017; Frontiers in Analog CAD*, Frankfurt on the Main, Germany, 2017, pp. 1-6.
53. J. Morris, P. Prabhat, J. Myers and A. Yakovlev, "Unconventional Layout Techniques for a High Performance, Low Variability Subthreshold Standard Cell Library," *2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, Bochum, 2017, pp. 19-24. doi: 10.1109/ISVLSI.2017.14
54. H. M. Alrudainy, A. Mokhov, F. Xia and A. Yakovlev, "Ultra-Low Energy Data Driven Computing Using Asynchronous Micropipelines and Nano-Electro-Mechanical Relays," *2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, Bochum, 2017, pp. 158-163.
doi: 10.1109/ISVLSI.2017.36
55. M. Krstic, X. Fan, M. Babic, E. Grass, T. Bjerregaard and A. Yakovlev, "Reducing switching noise effects by advanced clock management," *2017 11th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMCCompo)*, St. Petersburg, 2017, pp. 3-8.
doi: 10.1109/EMCCompo.2017.7998072
56. A. J. M. Karkar, T. Mak and A. Yakovlev, "Efficient surface-wave-based network-on-chip architecture for spiking-neural-network," *2017 Annual Conference on New Trends in Information & Communications Technology Applications (NTICT)*, Baghdad, 2017, pp. 322-327.
doi: 10.1109/NTICT.2017.7976117
57. V. Dubikhin, C. Myers, D. Sokolov, I. Syranidis, and A. Yakovlev. “Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited”. In *Proceedings of the 54th Annual Design Automation Conference 2017* (DAC '17). ACM, New York, NY, USA, Article 36, 6 pages. DOI: https://doi.org/10.1145/3061639.3072945
58. I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov and A. Yakovlev, "Energy-efficient approximate multiplier design using bit significance-driven logic compression," *Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017*, Lausanne, 2017, pp. 7-12.
doi: 10.23919/DATE.2017.7926950
59. D. Sokolov, V. Dubikhin, V. Khomenko, D. Lloyd, A. Mokhov and A. Yakovlev, "Benefits of asynchronous control for analog electronics: Multiphase buck case study," *Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017*, Lausanne, 2017, pp. 1751-1756.
doi: 10.23919/DATE.2017.7927276
60. R. Gensh, A. Rafiev, A. Romanovsky, A. Garcia, F. Xia and A. Yakovlev, "Architecting Holistic Fault Tolerance," *2017 IEEE 18th International Symposium on High Assurance Systems Engineering (HASE)*, Singapore, 2017, pp. 5-8.
doi: 10.1109/HASE.2017.13

61. A. Kushnerov and A. Yakovlev, Stacking Voltage-Controlled Oscillators: Analysis and Application, 23rd IEEE International Conference on Electronics Circuits and Systems, 11-14 December, 2016, Monte Carlo, Monaco, IEEE, pp. 53-56. DOI: 10.1109/ICECS.2016.7841130
62. Y.Xu, D. Shang, F. Xia and A. Yakovlev, A Smart All-Digital Charge to Digital Converter, 23rd IEEE International Conference on Electronics Circuits and Systems, 11-14 December, 2016, Monte Carlo, Monaco, IEEE, pp. 668-671. DOI: 10.1109/ICECS.2016.7841290
63. M. Al-Daloo, A. Yakovlev and B. Halak, Energy Efficient Bootstrapped CMOS Inverter for Ultra-Low Power Applications, 23rd IEEE International Conference on Electronics Circuits and Systems, 11-14 December, 2016, Monte Carlo, Monaco, IEEE, pp. 516-519. DOI: 10.1109/ICECS.2016.7841252
64. A. Rafiev, F. Xia, A. Iliasov, R. Gensh, A. Aalsaud, A. Romanovsky and A. Yakovlev, "Selective abstraction and stochastic methods for scalable power modelling of heterogeneous systems," *2016 Forum on Specification and Design Languages (FDL)*, Bremen, 2016, pp. 1-7. doi: 10.1109/FDL.2016.7880376
65. K. Gao, D. Shang, F. Xia and A. Yakovlev, "Fast capacitance-to-digital converter with internal reference," *2016 IEEE Biomedical Circuits and Systems Conference (BioCAS)*, Shanghai, 2016, pp. 264-267. doi: 10.1109/BioCAS.2016.7833782
66. A. N. Abdulfattah, C. C. Tsimenidis and A. Yakovlev, "Subthreshold-based m-sequence code generator for ultra low-power body sensor nodes," *2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Bremen, 2016, pp. 189-195. doi: 10.1109/PATMOS.2016.7833686
67. A. Aalsaud, R. Shafik, A. Rafiev, F. Xia, S. Yang and A. Yakovlev, Power-Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems, Proceedings of the 2016 International Symposium on Low Power Electronics and Design (ISLPED 2016), San Francisco, Aug. 2016, ACM, NY, USA, pp. 368-373, DOI: 10.1145/2934583.2934612
68. A. Ogweno, P. Degenaar, V. Khomenko and A. Yakovlev, A fixed window level crossing ADC with activity dependent power dissipation, Proceedings of the 14th IEEE International New Circuits and Systems Conference (NEWCAS), Vancouver, PC, June 2016. doi: 10.1109/NEWCAS.2016.7604815.
69. H. Alrudainy, A. Mokhov, N.S Dahir and A. Yakovlev, MEMS-Based Power Delivery Control for Bursty Applications, Proceeding of ISCAS 2016, Montreal, Canada, May 2016, IEEE, 790-793; doi: 10.1109/ISCAS.2016.7527359
70. G. Tarawneh, A. Mokhov and A. Yakovlev, "Formal verification of clock domain crossing using gate-level models of metastable flip-flops," 2016 Design Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 2016, IEEE, pp. 1060-1065.
71. D. Shang, Y. Xu, K. Gao, F. Xia, and A. Yakovlev, "Low Power Voltage Sensing Through Capacitance to Digital Conversion", in Proc. of DDECS 2016, pp. 194-199, April 2016, Kosice, Slovakia; doi: 10.1109/DDECS.2016.7482476
72. D. Burke, R. A. Shafik and A. Yakovlev, "Challenges and opportunities in research and education of heterogeneous many-core applications," 2016 11th

European Workshop on Microelectronics Education (EWME), Southampton, 2016, pp. 1-6.
doi: 10.1109/EWME.2016.7496480
73. M.O. Agyeman, J.-X. Wan, Q.-T. Vien, W. Zong, A. Yakovlev, K. Tong and T. Mak, On the Design of Reliable Hybrid Wired-Wireless Network-on-Chip Architectures, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), Turin, 2015, pp. 251-258. doi: 10.1109/MCSoC.2015.11
74. J. Beaumont, A. Mokhov, D. Sokolov, and A. Yakovlev, Compositional design of asynchronous circuits from behavioural concepts, in Formal Methods and Models for Codesign (MEMOCODE), 2015 ACM/IEEE International Conference on , vol., no., pp.118-127, 21-23 Sept. 2015.
doi: 10.1109/MEMCOD.2015.7340478
75. K. Gao, Y. Xu, D. Shang, F. Xia and A. Yakovlev, "Wideband dynamic voltage sensing mechanism for EH systems," Power and Timing Modeling, Optimization and Simulation (PATMOS), 2015 25th International Workshop on, Salvador, 2015, pp. 185-192.
doi: 10.1109/PATMOS.2015.7347605
76. A. Kushnerov and A. Yakovlev, "A least squares method applied to multiphase switched capacitor converters," *Circuit Theory and Design (ECCTD), 2015 European Conference on*, Trondheim, 2015, pp. 1-4.
doi: 10.1109/ECCTD.2015.7300043
77. A. Rafiev, F. Xia, A. Iliasov, R. Gensh, A. Aalsaud, A. Romanovsky, A. Yakovlev, Order Graphs and Cross-Layer Parametric Significance-Driven Modelling, in *Application of Concurrency to System Design (ACSD), 2015 15th International Conference on*, pp.110-119, 21-26 June 2015,
doi: 10.1109/ACSD.2015.16
78. C.M. Spargo and A. Yakovlev, Oliver Heaviside FRS: Newcastle upon Tyne 1868-1874, *IET History of Technology Network: Conference on the history of power and engineering.* Newcastle upon Tyne, UK, 6 June 2015.
79. B. Halak, J. Murphy, and A. Yakovlev, Power balanced circuits for leakage-power-attacks resilient design, in Proc. IEEE 2015 Science and Information Conference (SAI), 28-30 July 2015, London, pp. 1178-1183; doi: 10.1109/SAI.2015.7237294
80. A. Ogweno, A. Yakovlev and P. Degenaar, Power gating in asynchronous micropipelines for low power data driven computing, in Proc. 2015 11th PhD Research in Microelectronics and Electronics (PRIME), Glasgow, 29 June–2 July 2015, pp. 342–345, doi: 10.1109/PRIME.2015.7251405
81. D. Shang, O. Benafa, F. Xia, Y. Xu, and A. Yakovlev, An elastic timer for wide dynamic working range, In: Proc. 13th Int. IEEE New Circuits and Systems Conference (NEWCAS'15), Grenoble, France, 7-10 June 2015, pp. 1-4; doi: 10.1109/NEWCAS.2015.7182004
82. A. Rafiev, F. Xia, A. Iliasov, R. Gensh, A. Aalsaud, A. Romanovsky, A. Yakovlev, Order Graphs and Cross-Layer Parametric Significance-driven Modelling, In: 15th International Conference on Application of Concurrency to

System Design (ACSD'15), Belgium, IEEE Computing Society Press, pp. 110-119, June 2014, Brussels; DOI: 10.1109/ACSD.2015.16
83. D. Sokolov, V. Khomenko, A. Mokhov, A. Yakovlev and D. Lloyd, Design and verification of speed-independent multi-phase buck controller, Proc. 2015 21st IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2015), Mountain View, Silicon Valley, CA, USA, 4-6 May, 2015, pp. 29-36.
84. A. Mokhov, V. Khomenko, D. Sokolov and A. Yakovlev, Opportunistic Merge element, Proc. 2015 21st IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2015), Mountain View, Silicon Valley, CA, USA, 4-6 May, 2015, pp. 116-123.
85. F. Burns, D. Sokolov and A. Yakovlev, GALS synthesis and verification for XMAS models, Proc. DATE 2015, Grenoble, 14-18 March 2015, pp. 1419-1424; URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7092494&isnumber=7092347
86. A. Karkar, K.-F. Tong, T. Mak and A. Yakovlev, Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting, Proc. DATE 2015, Grenoble, 14-18 March 2015, pp. 794-799; URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7092494&isnumber=7092347
87. A. Iliasov, A. Rafiev, F. Xia, R. Gensh, A. Romanovsky and A. Yakovlev, "A Formal Specification and Prototyping Language for Multi-core System Management," 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, Turku, 2015, pp. 696-700. doi: 10.1109/PDP.2015.107
88. H. Alrudainy, A. Mokhov, A. Yakovlev, A scalable physical model for Nano-Electro-Mechanical relays, Power and Timing Modeling, Optimization and Simulation (PATMOS), 2014 24th International Workshop on , vol., no., pp.1-7, Sept. 29 2014-Oct. 1 2014. doi: 10.1109/PATMOS.2014.6951889
89. H.S. Low, D. Shang, F. Xia, and A. Yakovlev, Asynchronously assisted FPGA for variability, in Field Programmable Logic and Applications (FPL), 2014 24th International Conference on , vol., no., pp.1-4, 2-4 Sept. 2014 doi: 10.1109/FPL.2014.6927398
90. M. Wu, A. Karkar, B. Liu, A. Yakovlev, G. Gielen, and V. Grout, Network on Chip optimization based on surrogate model assisted evolutionary algorithms, 2014 IEEE Congress on Evolutionary Computation (CEC), Beijing, China, pp. 3266-3271, July 2014.
91. A. Rafiev, A. Iliasov, A. Romanovsky, A. Mokhov, F. Xia and A. Yakovlev, Studying the interplay of concurrency, performance, energy, and reliability with ArchOn- an architecture-open resource driven, cross-layer modelling framework, In: 14th International Conference on Application of Concurrency to System Design (ACSD'14). 2014, Tunis, Tunisia: IEEE Computing Society Press.
92. D. Sokolov and A. Yakovlev, GALS partitioning by behavioural decoupling expressed in Petri nets, Proc. 2014 20th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2014), Potsdam, Germany, 12-14 May, 2014, IEEE CS Press, pp. 17-26

93. A. Baz, D. Shang, F. Xia, X. Gu, and A. Yakovlev, Energy efficiency of micropipelines under wide dynamic supply voltages, Proc. 2014 IEEE Faible Tension Faible Consommation (FTFC'14), Monaco, May 4-6, 2014
94. D. Sokolov, A. Mokhov, A. Yakovlev, and D. Lloyd, Towards asynchronous power management, Proc. 2014 IEEE Faible Tension Faible Consommation (FTFC'14), Monaco, May 4-6, 2014.
95. D. Shang, X. Zhang, F. Xia and A. Yakovlev, Asynchronous design for new on-chip wide dynamic range power electronics, Proc. DATE 2014, Dresden, 24-28 March 2014.
96. A. Karkar, N. Dahir, R. Al-Dujaily, K. Tong, T. Mak and A. Yakovlev, Hybrid wire-surface wave architecture for one-to-many communication in networks on chip, Proc. DATE 2014, Dresden, 24-28 March 2014.
97. N. Dahir, G. Tarawneh, T. Mak, R. Al-Dujaily, and A. Yakovlev, Design and implementation of dynamic thermal-adaptive routing strategy for networks-on-chip, Proc. of 22nd Euromicro International Conference on Parallel, Distributed and network-based Processing (PDP 2014), Turin, Italy, February 2014.
98. Frank Burns, Abdullah Baz, Delong Shang, Alex Yakovlev, Variability analysis of Self-Timed SRAM robustness, Proc. 23rd PATMOS, Karlsruhe, 9-11 Sep. 2013, pp. 24-31; http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6646388
99. J. Fernandes, M. Koutny, M. Pietkiewicz-Koutny, D. Sokolov, and A. Yakovlev, Step Persistence in the Design of GALS Systems, Proc. 34th Int. Conf. on Application and Theory of Petri Nets and Concurrency (Petri Nets 2013), Milan, Italy, June 2013, Eds. J.-M. Colom and J. Desel, LNCS 7927, pp. 190-209, Springer, 2013.
100. A. Mokhov, M. Rykunov, D. Sokolov, and A. Yakovlev, Towards Reconfigurable Processors for Power-Proportional Computing, 2013 IEEE Faible Tension Faible Consommation (FTFC'13), June 20-21, 2013, Paris, France, IEEE, 2013
101. D. Shang, F. Xia, and A. Yakovlev, Wide-Range, Reference Free, On-Chip Voltage Sensor for Variable Vdd Operations, in Proceedings of 2013 IEEE International Symposium on Circuits and Systems (ISCAS 2013), pp 37-40, May 19-23, 2013, Beijing, China.
102. M. Rykunov, A. Mokhov, D. Sokolov, A. Yakovlev and A. Koelmans, Design-for-Adaptivity of Microarchitectures, Proceedings of ASAP 2013, Washington, DC, June 2013, IEEE, pp. 314-320.
103. A. K. Grivas, T. Mak, A. Yakovlev, and J. Wray, Novel Multi-Layer Network Decomposition Boosting Acceleration of Multi-core Algorithms, Proceedings of ASAP 2013, Washington, DC, June 2013, IEEE, pp. 249-252.
104. R. Ramezani and A. Yakovlev, Capacitor discharging through asynchronous circuit switching, Proc. ASYNC'13, Santa Monica, CA, May 2013, IEEE CS Press, pp. 16-22, DOI 10.1109/ASYNC.2013.11
105. A. Yakovlev, P. Vivet and M. Renaudin, Advances in Asynchronous Logic: From Principles to GALS & NoC, Recent Industry Applications and Commercial CAD Tools, Proceedings of Design Automation and Test in Europe

(DATE'13), Grenoble, France, EDAA, pp. 1715-1724, March 2013, ISBN: 978-3-9815370-0-0

106. G. Tarawneh and A. Yakovlev, Electronics, An RTL Method for Hiding Clock Domain Crossing Latency, 2012 19th IEEE International Conference on Circuits and Systems (ICECS), Seville, Spain, Dec. 2012.
107. G. Tarawneh and A. Yakovlev, Adaptive synchronization for DVFS applications, 22nd Int. Workshop PATMOS 2012, Newcastle upon Tyne, Sept. 2012, LNCS 7606, pp. 93-102, Springer, Berlin, 2013.
108. G. Coapes, T. Mak and A. Yakovlev, TCPS workshop paper
109. N. Dahir, T. Mak, F. Xia and A. Yakovlev, Minimizing Power Supply Noise through Harmonic Mapping in Networks-on-Chip, Proc. Eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (CODES+ISSS 2012), ACM, NY, pp. 113-122.
110. G. Tarawneh, T. Mak and A. Yakovlev, Intra-chip Physical Parameter Sensor for FPGAs using Flip-Flop Metastability, Proc. 22nd Int. Conf. on Field Programmable Logic and Applications (FPL2012), Oslo, Norway, Aug. 2012.
111. Graeme Coapes, Terrence Mak, Jun Wen Luo, Alex Yakovlev, Chi-Sang Poon, A Scalable FPGA-Based Design for Field Programmable Large-Scale Ion Channel Simulations, Proc. 22nd Int. Conf. on Field Programmable Logic and Applications (FPL2012), Oslo, Norway, Aug. 2012.
112. N. Julai, A. Yakovlev and A. Bystrov. Error detection and correction of single event upset tolerant latch, IOLTS, 2012, Sitges, Spain, June 2012.
113. A. Mokhov, D. Sokolov, V. Khomenko, A. Yakovlev, On dual-rail control Logic for enhanced circuit robustness, 12th International Conference on Application of Concurrency to System Design, Hamburg, June 2012, pp. 112-121, IEEE CS Press, DOI 10.1109/ACSD.2012.17
114. A. Mokhov, V. Khomenko, A. Alekseyev, A. Yakovlev, Algebra of Parametrized Graphs, 12th International Conference on Application of Concurrency to System Design, Hamburg, June 2012, pp. 22-31, IEEE CS Press, DOI 10.1109/ACSD.2012.15
115. A. Mundy, T. Mak, A. Yakovlev, S. Davidson, S. Furber, Large-scale on-chip dynamic programming network inferences using moderated inter-core communication, 12th International Conference on Application of Concurrency to System Design, Hamburg, June 2012, pp. 62-71, IEEE CS Press, DOI 10.1109/ACSD.2012.12.
116. R. Ramezani, D. Sokolov, F. Xia and A. Yakovlev, Energy-Modulated Quality of Service: New Scheduling Approach, 11th Low Voltage Low Power Conference, Faible Tension Faible Consommation, 11th Edition (FTFC'12), Paris, June 2012, IEEE Catalog Number: CFP1259N-CDR, ISBN: 978-1-4673-0820-5
117. Xuefu Zhang, Hock Soon Low, Delong Shang, Fei Xia, and Alex Yakovlev, "A Hybrid Power Delivery Method for Asynchronous Loads in Energy Harvesting Systems", Proc. 10th IEEE International NEWCAS Conference (NEWCAS2012), June 17-20, 2012, Montréal, Canada, pp. 413-416.
118. I. Syranidis, F. Xia, A. Yakovlev. A reference-free voltage sensing method based on transient mode switching, Proceedings of the 2012 8th Conference on

Ph.D. Research in Microelectronics and Electronics (PRIME), pp.143-146, Aachen, Germany, 12-15 June 2012.

119. G. Russell, F. Burns, A. Yakovlev, VARMA – Variability Modelling and Analysis Tool, Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2012 IEEE 15th International Symposium on, Tallinn, pp.378-383, 18-20 April 2012, doi: 10.1109/DDECS.2012.6219091
120. A.N.M. Alahmadi, G. Russell, A. Yakovlev, Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier, Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2012 IEEE 15th International Symposium on, Tallinn, pp.366-371, 18-20 April 2012, doi: 10.1109/DDECS.2012.6219089 **(Best paper award for DDECS'12)**
121. J. Murphy, M. O'Neill, F. Burns, A. Bystrov, A. Yakovlev, and B. Halak, Self-Timed Physically Unclonable Functions, 2012 5th International Conference on New Technologies, Mobility and Security (NTMS), , vol., no., pp.1-5, 7-10 May 2012, doi: 10.1109/NTMS.2012.6208707
122. J. Docherty, A. Bystrov, and A. Yakovlev, Identification of Key Energy Harvesting Parameters through Monte Carlo Simulations, 2012 UKSim 14th International Conference on Computer Modelling and Simulation (UKSim), pp.486-490, 28-30 March 2012 doi: 10.1109/UKSim.2012.73
123. M. Ghasempour, D. Shang, F. Xia, and A. Yakovlev, "Ultra-Low Power Transmitter", 2012 IEEE International Symposium on Circuits and Systems (ISCAS), May 20-23, 2012, COEX, Seoul, Korea
124. A. Mokhov, D. Sokolov and A. Yakovlev. Adapting asynchronous circuits to operating conditions by logic parameterisation, Proc. 2012 IEEE 18th Int. Symp. on Asynchronous Circuits and Systems, Copenhagen, Denmark, IEEE Comp. Soc, pp. 17-24, May 2012 **(best paper finalist award)**.
125. A. Baz, D. Shang, F. Xia, A. Yakovlev, and A. Bystrov. Improving the robustness of self-timed SRAM to variable Vdds, Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation - 21st International Workshop, PATMOS 2011, Madrid, Spain, September 26-29, 2011. Proceedings, LNCS 6951, Springer 2011, pp. 32-42.
126. B. Yu, T. Mak, A. Yakovlev, C-S. Poon, Y. Sun, L.S. Smith. Memory Efficient On-Line Streaming for Multichannel Spike Train Analysis, Proc. 33rd Annual International IEEE EMBS Conference, Aug 30-Sept 1, 2011, Boston USA, pp 2315-2318.
127. Ioannis Syranidis, Soumitro Banerjee, Damian Giaouris, Alex Yakovlev, Stability analysis of limit cycles in CMOS circuits by Floquet theory and Filippov method, NDES2011.
128. J.W. Luo, T. Mak, B. Yu, P. Andras and A. Yakovlev. Towards Neuro-Silicon Interface Using Reconfigurable Dynamic, Proc 33rd Annual International IEEE EMBC Conference, Aug 30-Sept 1, 2011 , Boston , USA; 2011.
129. Q. Liu, T. Mak, J. Luo, W. Luk, A. Yakovlev. Power Adaptive Computing System Design in Energy Harvesting Environment, SAMOS XI: Int. Conf. on Embedded Computer Systems: Architectures, Modeling and Simulation, Samos, Greece, July 2011.

130. R. Al-Dujaily, T. Mak, K. Zhou, K.-P. Lam, Y. Meng, A. Yakovlev, C.-S. Poon. On-Chip Dynamic Programming Networks Using 3D-TSV Integration. SAMOS XI: Int. Conf. on Embedded Computer Systems: Architectures, Modeling and Simulation, Samos, Greece, July 2011.
131. A. Mokhov, D. Sokolov, M. Rykunov, and A. Yakovlev. Formal modelling and transformations of processor instruction sets, Proc ACM/IEEE Ninth Int. Conf. on Formal Methods and Models for Codesign (MEMOCODE'11), July 2011, Cambridge, IEEE Press, pp. 51-50.
132. A. Alekseyev, V. Khomenko, A. Mokhov, D. Wist and A. Yakovlev, Improved parallel composition of labelled Petri nets, Proc. 11th Int. Conference on Application of Concurrency to System Design (ACSD'11), Newcastle upon Tyne, 21-24 June 2011, IEEE CS Press, pp. 131-140, 2011.
133. Y. Zhou, T. Mak and A. Yakovlev, Run-time concurrency tuning for peak power modulation in energy-harvesting systems, Proc. 11th Int. Conference on Application of Concurrency to System Design (ACSD'11), Newcastle upon Tyne, 21-24 June 2011, IEEE CS Press, pp. 67-76, 2011.
134. J. S. Guido and A. Yakovlev, Reconfigurable controllers for synchronization via wagging, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI (GLSVLSI '11), Lausanne, pp. 175-180, ACM, NY, May 2011.
135. H.S. Low, D. Shang, F. Xia and A. Yakovlev. Variation Tolerant AFPGA Architecture, Proc. 17th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC'11), April 2011, Cornell, Ithaca, NY, USA, IEEE CS Press, pp. 77-86 (**Best paper nominee**).
136. X. Zhang, D. Shang, F. Xia and A. Yakovlev. A Novel Power Delivery Method for Asynchronous Loads in Energy Harvesting Systems, Proc. 17th IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC'11), April 2011, Cornell, Ithaca, NY, USA, IEEE CS Press, pp. 89-98 (**Best paper nominee**).
137. D. Perry, J. Cho, S. Domae, P. Asimakopoulos, A. Yakovlev, P. Marchal, G. Van der Plas, and N. Minas. An efficient array structure to characterize the impact of through silicon vias on FET devices, 24th IEEE International Conference on Microelectronic Test Structures (ICMTS'11), Amsterdam, April 2011, pp. (**Best paper award**).
138. S. Hasan, S. Boussakta, and A. Yakovlev. Improved parameterized efficient FPGA implementations of parallel 1-D filtering algorithms using Xilinx System Generator, Proc. 2010 IEEE Int. Symp. On Signal Processing and Information technology (ISSPIT'2010), Luxor, Egypt, Dec. 2010, pp. 382-387.
139. R. Al-Dujaily, T. Mak, F. Xia, A. Yakovlev and M. Palesi. Run-Time Deadlock Detection in Networks-on-Chip using Coupled Transitive Closure Networks, Proc. DATE'11, Grenoble, March 2011, EDAA, pp. 497-502 (2011) (**Best paper award**).
140. A. Yakovlev, Energy-Modulated Computing, Proc. DATE'11, Grenoble, March 2011, EDAA, pp. 1340-1345 (2011)
141. Y. Li, T. Mak and A. Yakovlev, Redressing Timing Issues for Speed-Independent Circuits in Deep Submicron Age, Proc. DATE'11, Grenoble, March 2011, EDAA, pp. 1376-1381 (2011).

142. Abdullah Baz, Delong Shang, Fei Xia, and Alex Yakovlev, "Self-timed SRAM for energy harvesting systems", In the 20th Integrated circuit and system design, power and timing modeling, optimization, and simulation (PATMOS) 2010, Lecture Notes in Computer Sciences, 2011, Vol. 6448, pp 105-115, Grenoble, France, September 7-10, 2010.
143. Z. Al Tarawneh, G. Russell and A. Yakovlev, An Analysis of SEU Robustness of C-Element Structures Implemented in Bulk CMOS and SOI Technologies, Proc. 22nd Int. Conf. on Microelectronics (ICM 2010), Cairo, Egypt, Dec. 19-22, 2010, pp. 280-283.
144. M. Alshaikh, D. Kinniment and A. Yakovlev, A Synchronizer Design Based on Wagging, Proc. 22nd Int. Conf. on Microelectronics (ICM 2010), Cairo, Egypt, Dec. 19-22, 2010, pp. 415-418.
145. Bo Yu, Terrence Mak, Xiangyu Li, Fei Xia, Alex Yakovlev, Yihe Sun, Chi-Sang Poon, "A Stream-based Hebbian Eigenfilter for Real-Time Neurophysiological Signal Processing", Proc. BioCAS'10, November 2010, Paphos, Cyprus, IEEE Press, pp.90-93.
146. A. Baz, D. Shang, F. Xia, and A. Yakovlev, Self-timed SRAM for Energy Harvesting Systems, Proc. PATMOS'10, Grenoble, France, 7-10 September 2010, to be published in LNCS, Springer.
147. Bo Yu, Terrence Mak, Xiangyu Li, Fei Xia, Alex Yakovlev, Yihe Sun, Chi-Sang Poon, "A Reconfigurable Hebbian Eigenfilter for Neurophysiological Spike Train Analysis", International Conference on Field Programmable Logic and Applications, IEEE CS Press, p556-561, September 2010.
148. S. Hasan, A. Yakovlev, and S. Boussakta, Performance Efficient FPGA Implementation of Parallel 2-D MRI Image Filtering Algorithms using Xilinx System Generator, Proc. Seventh IEEE, IET International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP), Newcastle upon Tyne, July 2010, p.841-845
149. B. Halak, A. Yakovlev, and A. O'Neill. Is a single cell sensor possible? Annual International Conf. of the IEEE Engineering in Medicine and Biology Society (EMBC'10), Aug. 31 2010-Sept. 4 2010 , Buenos Aires, pp. 3743-3746
150. S. Al-Azawi, S. Boussakta, and A. Yakovlev, Performance Improvement Algorithms for Colour Image Compression Using DWT and Multilevel Block Truncation Coding, Proc. Seventh IEEE, IET International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP), Newcastle upon Tyne, July 2010, p.891-895
151. Andrey Mokhov, Arseniy Alekseyev, and Alex Yakovlev, Automated Synthesis of Instruction Codes in the Context of Micro-architecture Design, Proc. Tenth Int. Conference on Application of Concurrency to System Design (ACSD'10), 21-25 June 2010, Braga, Portugal, Ed. Luis Gomes, V. Khomenko and J.M. Fernandes, IEEE CS Press, June 2010, pp. 3-12 (**Best paper award**).
152. Delong Shang, Fei Xia, Alex Yakovlev, Asynchronous FPGA Architecture with Distributed Control, Proc. 2010 IEEE International Symposium on Circuits and Systems (ISCAS'10), pp.1436-1439, May 30th - June 2nd 2010, Paris, France.

153. Delong Shang, Fei Xia, Alex Yakovlev, Highly Parallel Multi-Resource Arbiters, Proc. 2010 IEEE International Symposium on Circuits and Systems (ISCAS'10), pp.4117-4120, May 30th - June 2nd 2010, Paris, France.
154. Yuan Chen, Isi Mitrani, Delong Shang, Fei Xia, Alex Yakovlev, Stochastic Analysis of Power, Latency and the Degree of Concurrency, Proc. 2010 IEEE International Symposium on Circuits and Systems (ISCAS'10), pp.4129-4132, May 30th - June 2nd 2010, Paris, France.
155. Ashur Rafiev, Julian Murphy, Alex Yakovlev, Secure Design Flow for Asynchronous Multi-Valued Logic Circuits, Proc. of International Symposium on Multi-Valued Logic (ISMVL 2010), Barcelona, May 2010, pp. 264-269.
156. Mohammed Alshaikh, David Kinniment, Alex Yakovlev, On the Trade-Off Between Resolution Time and Delay Times in Bistable Circuits, Proc. 2009 IEEE Int. Conf. on Electronics Circuits and Systems (ICECS 2009), Yasmin Hammamet, Tunisia, Dec 2009.
157. P. Asimakopoulos, G. Van der Plas, A. Yakovlev, P. Marchal, Evaluation of energy-recovering interconnects for low-power 3D stacked ICs, IEEE International Conf. on 3D Systems Integration (3DIC'09), San Francisco, USA, Sept 2009.
158. Ashur Rafiev, Julian P. Murphy, Alex Yakovlev. Higher Radix and Mixed Radix Logic in Secure Devices, Proc. to e-Smart Conference, Sophia Antipolis, 2009
159. D. Shang, F. Xia, S. Golubcovs, and A. Yakovlev, The magic rule of tiles: virtual delay insensitivity, In Proc. of PATMOS 2009, Delft, The Netherlands, September 2009.
160. A. Mokhov, V. Khomenko and A. Yakovlev. Flat Arbiters, Proc. Ninth Int. Conference on Application of Concurrency to System Design, 1-3 July 2009, Augsburg, Germany, Ed. S. Edwards, R. Lorenz and W. Vogler, IEEE CS Press, July 2009, pp. 99-108
161. I. Poliakov, V. Khomenko and A. Yakovlev. WORKCRAFT – a Framework for Interpreted Graph Models, Applications and Theory of Petri Nets, Proceedings 30th Int. Conference, Petri Nets 2009, Paris, France, June 2009, LNCS 5606, pp. 333-342, Springer, June 2009.
162. A. Rafiev, J.P. Murphy and A. Yakovlev, Quaternary Reed-Muller Expansions of Mixed Radix Arguments in Cryptographic Circuits, Proceedings of the 39th International Symposium on Multi-Valued Logic, IEEE Computer Society, Naha, Okinawa, Japan, May 2009, pp. 370-376, May 2009.
163. A. Mokhov, C. D'Alessandro and A. Yakovlev, Synthesis of Multiple Rail Phase Encoding Circuits, Proceedings of the 15th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'09), Chapel Hill, NC, USA, May 2009, IEEE CS Press, pp. 95-104.
164. S. Golubcovs, D. Shang, F. Xia, A. Mokhov and A. Yakovlev, Modular Approach to Multi-Resource Arbiter Design, Proceedings of the 15th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'09), Chapel Hill, NC, USA, May 2009, IEEE CS Press, pp. 107-116 (**best paper runner-up**).

165. R. Emery, A. Yakovlev and G. Chester, Connection-Centric Network for Spiking Neural Networks, Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip (NoCs 2009), San Diego, CA, USA, May 2009, IEEE, pp. 144-152.
166. S. Dasgupta and A. Yakovlev, Desynchronization techniques using Petri nets, Proceedings of the Fourth Workshop on Globally Asynchronous, Locally Synchronous Design (FMGALS 2009), Ed. S. Shukla and J.-P. Talpin, DATE'09 Friday workshop, Nice, France, April 2009, pp. 73-89 (to appear in Electronic Notes in Computer Science).
167. S. Ogg, B. Al-Hashimi and A. Yakovlev, Asynchronous Transient Resilient Links for NoC, Proc. CODES + ISSS'08, October 19-24, 2008, Atlanta, Georgia, USA, ACM Press, pp. 209-214.
168. Ashur Rafiev, Julian P. Murphy, Danil Sokolov, Alex Yakovlev. Conversion Driven Design of Binary to Mixed Radix Circuits, Proc. IEEE Int. Conf.on Computer Design (ICCD'08), Lake Tahoe, CA, USA, October 2008, IEEE CS Press, pp. 410-416.
169. Crescenzo D'Alessandro, Alex Bystrov and Alex Yakovlev, Implementation of a Phase-encoding Signalling Prototype Chip, 34th European Solid-State Circuits Conference (ESSCIRC), pp. 478-481, September 2008
170. Y. Chen, F. Xia, D. Shang, and A. Yakovlev. Fine Grain Stochastic Modelling and Analysis of Low Power Portable Devices with Dynamic Power Management. In: A. Argent-Katwala, N.J. Dingle and U. Harder (Eds.): UKPEW 2008, Imperial College London, DTR08-9, pp. 226-236, http://ukpew.org.
171. P. Darondeau, M. Koutny, M. Pietkiewicz-Koutny, and A. Yakovlev. Synthesis of Nets with Step Firing Policies, in: K.M. van Hee and R. Valk (Eds.), Applications and Theory of Petri nets, Proc. 29th In. Conference Petri nets 2008, Xi'an, China, June 2008, LNCS 5062, Springer, pp. 112-131 **(Best Paper Award)**.
172. J. Carmona, J.Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. A Symbolic Algorithm for the Synthesis of Bounded Petri Nets, in: K.M. van Hee and R. Valk (Eds.), Applications and Theory of Petri nets, Proc. 29th In. Conference Petri nets 2008, Xi'an, China, June 2008, LNCS 5062, Springer, pp. 92-111.
173. A. Mokhov and A. Yakovlev, Verification of Conditional Partial Order Graphs, in: J. Billington, Z. Duan, and M. Koutny (Eds), ACSD 2008, Proc. 2008 8th Int. Conf. on Applicatioon of Concurrency to System Design, June 2008, Xi'an, China, IEEE Press, pp. 128-137.
174. A. Yakovlev, D. Sokolov and I. Poliakov, Self-timed Circuit Design: Stepping from Control to Data Path, Proceedings of Workshop Concurrency Methods, Issues and Applications (CHINA 2008), Xi'an, China, June 2008, pp. 35-40 (also registered as Tech Report CS-TR-1102 of School of Computing Science, Newcastle University) **(invited talk)**.
175. H. Ramakrishnan, S. Shedabale, G. Russell, and A. Yakovlev. Stacked Strained Silicon Transistors for Low-Power High-Performance Circuit Applications, The 58th Electronic Components and Technology Conference (ECTC 2008), Lake Buena Vista, Florida, USA, May 2008.

176. H. Ramakrishnan, S. Shedabale, G. Russell, and A. Yakovlev, Analysing the effect of process variation to reduce parametric yield loss, Proc. Int. Conf. on Integrated Circuit Design and Technology (ICICDT'08), Grenoble, May 2008, pp. 171-175, IEEE.
177. J. Zhou, D. Kinniment, G. Russell and A. Yakovlev. Adapting Synchronizers to the Effects of On Chip Variability, Proceedings of the 14th IEEE International Symposium on Asynchronous Circuits and Systems, Newcastle upon Tyne, UK, April 2008, pp. 39-47.
178. N. Minas, M. Marshall, G. Russell and A. Yakovlev. FPGA Implementation of an Asynchronous Processor with Both Online and Offline Testing capabilities, Proceedings of the 14th IEEE International Symposium on Asynchronous Circuits and Systems, Newcastle upon Tyne, UK, April 2008, pp. 128-137.
179. I. Poliakov, A. Mokhov, A. Rafiev, D. Sokolov and A. Yakovlev. Automated Verification of Asynchronous Circuits Using Circuit Petri Nets, Proceedings of the 14th IEEE International Symposium on Asynchronous Circuits and Systems, Newcastle upon Tyne, UK, April 2008, pp. 161-170.
180. T. Mak, C. D'Alessandro, P. Sedcole, P.Y.K. Cheung, A. Yakovlev, W. Luk, Implementation of Wave-Pipelined Interconnects in FPGAs, Proceedings of the 2nd IEEE International Symposium on Networks on Chip, Newcastle upon Tyne, UK, April 2008, pp. 213-214.
181. T. Mak, C. D'Alessandro, P. Sedcole, P.Y.K. Cheung, A. Yakovlev, W. Luk, Global Interconnections in FPGAs: Modelling and Performance Analysis, Proceedings of 2008 ACM International Workshop on System Level Interconnect Prediction (SLIP'08), Newcastle, April 2008, pp. 51-58.
182. B. Halak, S. Shedabale, H. Ramakrishnan, A. Yakovlev, G. Russell, The Impact of Variability on the Reliability of Long on-chip Interconnect in the Presence of Crosstalk, Proceedings of 2008 ACM International Workshop on System Level Interconnect Prediction (SLIP'08), Newcastle, April 2008, pp. 65-72.
183. B. Halak and A. Yakovlev. Bandwidth-Centric Optimization for Area-Constrained Links with Crosstalk Avoidance Methods, Proceedings of DATE'08, Munich, March 2008, pp. 438-443.
184. S. Ogg, E. Vialli, B. Al-Hashimi, A. Yakovlev, C. D'Alesdsandro, and L.Benini. Serialized Asynchronous Links for NoC, Proceedings of DATE'08, Munich, March 2008, pp. 1003-1008.
185. A. Mokhov and A. Yakovlev. Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis, Proceedings of DATE'08, Munich, March 2008, pp. 1142-1147.
186. H. Ramakrishnan, K. Maharatna, S. Chattopadhyay, and A. Yakovlev, Impact of strain on the design of low-power high-speed circuits. ISCAS 2007, pp. 1153-1156.
187. D. Shang, C.H. Shin, P. Wang, F. Xia, A. Koelmans, M.H. Oh, S. Kim, and A. Yakovlev, Asynchronous Functional Coupling for Low Power Sensor Network Processors, Nadine Azémard, Lars J. Svensson (Eds.): Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation,

17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 2007, Proceedings. LNCS 4644, ISBN 978-3-540-74441-2, pp. 53-63

188. K. T. Gardiner, A. Yakovlev and A. Bystrov, A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits, 13th IEEE International On-Line Testing Symposium (IOLTS 2007), July 2007, Heraklion, Crete, Greece. IEEE CS Press, pp. 223-230

189. D. Sokolov, I. Poliakov and A. Yakovlev. Asynchronous Data Path Models, Proc. 7th Int. Conference on Application of Concurrency to System Design, Bratislava, July 2007, IEEE CS Press, pp. 197-208.

190. Y. Chen, F. Xia, D. Shang and A. Yakovlev. The design of virtual self-timed block for activity communication in SOC, Proc. 7th Int. Conference on Application of Concurrency to System Design, Bratislava, July 2007, IEEE CS Press, pp. 100-109.

191. C. D'Alessandro, N. Minas, K. Heron, D. Kinniment and A.Yakovlev, NoC Communication Strategies using Time-to-Digital Conversion, Proc. 1st ACM/IEEE Int. Symposium on Networks on Chip, Princeton, USA, May 2007, IEEE CS Press, pp. 65-74.

192. S. Ogg, E. Valli, C. D'Alessandro, A. Yakovlev, B. Al-Hashimi, and L. Benini, Reducing Interconnect Cost in NoC through Serialized Asynchronous Links, Proc. 1st ACM/IEEE Int. Symposium on Networks on Chip, Princeton, USA, May 2007, IEEE CS Press, pp. 219.

193. C. D'Alessandro, A. Mokhov, A. Bystrov and A. Yakovlev, Delay/Phase Regeneration Circuits, Proc. 13th IEEE Int. Symp.on Asynchronous Circuits and Systems (ASYNC'07), Berkeley, California, March 2007, IEEE CS Press, pp. 105-114.

194. S. Dasgupta and A. Yakovlev. Modeling and Performance Analysis of GALS Architectures, Proc. 2006 IEEE Int. Symposium on System-on-Chip, Tampere, November 2006, pp. 187-190.

195. Y.Zhou, D. Sokolov and A. Yakovlev, Cost-Aware Synthesis of Asynchronous Circuits Based on Partial Acknowledgement, Proc ICCAD'06, San Jose, November 2006, pp. 158-163, available online from http://www.iccad.com/archive.html.

196. J. Murphy and A. Yakovlev. An Alternating Spacer AES Crypto-Processor, Proc. of ESSCIR 2006, Montreux, Switzerland, Sept. 2006, pp. 126-129.

197. V. Khomenko, A. Madalinski, and A. Yakovlev. Resolution of encoding conflicts by signal insertion and concurrency reduction based on STG unfoldings, Proc. 6th Int. Conf. on Application of Concurrency to System Design (ACSD'06), Turku, Finland, June 2006, IEEE CS Press, pp. 57-66.

198. Y. Chen, F. Xia, A. Yakovlev, Virtual Self-timed Blocks for Systems-On-Chip, Proc. ISCAS 2006, May 2006, Kos, Greece, pp. 1969-1972.

199. D. Koppad, D. Sokolov, A. Bystrov, A. Yakovlev, Online testing by protocol decomposition, Proc. 12th IEEE Int. On-line Testing Symposium (IOLTS'06), Lake of Como, Italy, July 2006, IEEE CS Press, pp. 263-268.

200. D. Shang, A. Yakovlev, F. Burns, F. Xia, A. Bystrov, Low-cost online testing of asynchronous handshakes, Proc. European Test Symposium, Southampton, May 2006, IEEE CS Press, pp. 225-230.
201. C. D'Alessandro, D. Shang, A. Bystrov, A. Yakovlev and O. Maevsky. Multiple-rail phase-encoding for NoC, Proc. of Int. Symp. Advanced Research in Asynchronous Systems and Circuits (ASYNC'06), March 2006, Grenoble, IEEE CS Press, pp. 107-116.
202. S. Dasgupta, D. Potop-Butucaru, B. Caillaud, A. Yakovlev. Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits, Proceedings of the Second Workshop on Globally Asynchronous, Locally Synchronous Design (FMGALS 2005), Electronic Notes in Theoretical Computer Science, Vol. 146, No.2, January 2006, pp 81-103
203. J. Zhou, D.J. Kinniment, G. Russell and A. Yakovlev, A Robust Synchronizer Circuit, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'06), Karlsruhe, Germany, March 2006, pp. 442-443.
204. C. D'Alessandro, D. Shang, A. Bystrov, and A. Yakovlev. PSK Signalling on NoC Buses, PATMOS 2005, Leuven, September 2005, LNCS 3728, ISBN 3-540-29013-3, Springer, pp. 286-296
205. J. Murphy, A. Yakovlev, Power-balanced Asynchronous Logic, Proc. 17th European Conference on Circuit Theory and Design (ECCTD), 29 August – 2 September 2005.
206. J. Murphy, A. Bystrov and A.Yakovlev, Self-Checking Circuits for Security Applications, 11th Annual International Mixed-Signals Testing Workshop (IMSTW'05), Cannes, France, June 2005, pp. 278-285.
207. D. Shang, A. Bystrov, A. Yakovlev and D. Koppad, On-line Testing of Globally Asynchronous Circuits, Proc. 11th International Online Testing Symposium (IOLTS'05), St. Rafael, France, July 2005, IEEE CS Press, pp. 135-140.
208. J. Murphy, A. Bystrov and A. Yakovlev, Power-balanced Self Checking Circuits for Cryptographic Chips, Proc. 11th International Online Testing Symposium (IOLTS'05), St. Rafael, France, July 2005, IEEE CS Press, pp. 157-162.
209. J. Cortadella, K. Gorgonio, F. Xia, and A. Yakovlev, Automating Synthesis of Asynchronous Communication Mechanisms, Proc. Int. Conf. on Application of Concurrency to System Design (ACSD'05), St. Malo, France, June 2005, IEEE CS Press, pp. 166-175.
210. H. K. Ramakrishnan, S. Chattopadhyay, A. Yakovlev, S. Dlay, A. G. O'Neill,
Design of strained silicon inverters for future VLSI applications, 3rd International Conference on materials for Advanced Technologies (ICMAT 2005), Singapore, 2005.
211. S. Dasgupta and A. Yakovlev, Modelling and verification of globally asynchronous and locally synchronous ring architectures, DATE 2005, Munich, March 2005.

212. D. Koppad, A. Bystrov and A. Yakovlev, Off-line testing of asynchronous circuits, 18th Int. Conf. on VLSI Design, IEEE CS Press, Kolkata, Jan. 3-7, 2005, pp. 730-735
213. D. Shang, F. Burns, A. Bystrov, A. Koelmans, D.Sokolov and A.Yakovlev. A low and balanced power implementation of the AES security mechanisms using self-timed circuits, PATMOS 2004, Santorini, September 2004, LNCS 3254, pp. 471-480.
214. D.J.Kinniment and A.V.Yakovlev. Low latency synchronisation through speculation, PATMOS 2004, Santorini, September 2004, LNCS 3254, Springer, pp. 278-288.
215. F. Hao, F. Xia, E.G. Chester, A. Yakovlev and I. G. Clark. MATLAB Models of ACMs in Control Systems, 1st International Conference on Informatics in Control, Automation and Robotics (ICINCO-2004), Setubal, Portugal, 25-28 August 2004, INSTICC Press, vol.3, pp. 54-61.
216. D. Sokolov, J.Murphy, A.Bystrov and A. Yakovlev. Improving the security of dual-rail circuits, Proc. CHES 2004, M. Joye and J.-J. Quisquarter (Eds), August 2004, LNCS 3156, Springer, pp. 282-297.
217. G.-Y. Luo, F. Xia, I. G. Clark, A. M. Koelmans, A. V. Yakovlev. Simulating Heterogeneously Timed Networks in Network Simulator NS, 4th International Symposium on Communicating Systems, Networks and Digital Signal Processing (CSNDSP 2004), University of Newcastle upon Tyne, UK, July 2004.
218. D. Shang, F. Burns, A. Koelmans and A. Yakovlev. A Balanced Power Implementation of the AES Security Algorithm Using Self-Timed Circuits, in the Technical Track Proceedings of the 2nd International Conference of Applied Cryptography and Network Security (ACNS 2004), pp. 84-93, June 8-11, 2004, Yellow Mountain, P.R. China.
219. M. Renaudin and A. Yakovlev, From Hardware Processes to Asynchronous Circuits via Petri Nets: an Application to Arbiter Design, Proc. Workshop on Token Based Computing (ToBaCo2004), Sattelite to 25th Int. Conf. on Appl. and Theory of Petri nets, Bologna, Italy, 22 June 2004, pp. 59-66.
220. V. Khomenko, M. Koutny and A. Yakovlev, Logic synthesis for asynchronous circuits based on Petri net unfoldings and incremental SAT, Proc. Fourth Int. Conf. Aplications of Concurrency to System Design (ACSD 2004), Edited by M. Kishinevsky and Ph. Darondeau, Hamilton, Ontario, Canada, 16-18 June 2004, IEEE Press, pp. 16-25. (**Best paper award of ACSD 2004**.)
221. F. Xia, F. Hao, I. Clark, A.Yakovlev and E.G. Chester, Buffered asynchronous communication mechanisms, Proc. Fourth Int. Conf. Aplications of Concurrency to System Design (ACSD 2004), Edited by M. Kishinevsky and Ph. Darondeau, Hamilton, Ontario, Canada, 16-18 June 2004, IEEE Press, pp. 36-45.
222. D. Koppad, A. Bystrov and A. Yakovlev. Algorithm for Testing Asynchronous circuits, 16th IFIP International Conference on Testing of Communicating Systems (TestCom 2004), St Anne's College, Oxford, UK, 17-19 March 2004.

223. F. Burns, D.Shang, A.Koelmans and A.Yakovlev. An Asynchronous Synthesis Toolset Using Verilog, Proc. Design and Test Europe (DATE'04), Paris, Feb. 2004, IEEE CS Press pp.724-725.
224. V. Khomenko, M. Koutny and A. Yakovlev. Detecting state encoding conflicts in STG unfoldings using SAT, Proc. of ACSD 2003, Guimaraes, Portugal, June 2003, IEEE CS Press, pp. 51-60.
225. A. Bystrov, D. Sokolov, and A. Yakovlev. Low latency control structures with slack, Proc. of Int. Symp. on Advanced Research in Asynchronous Systems and Circuits (ASYNC'03), May 2003, Vancouver, IEEE CS Press, pp. 164-173.
226. N. Starodoubtsev, S. Bystrov, and A. Yakovlev. Monotonic circuits with complete acknowledgement, Proc. of ASYNC'03, Vancouver, IEEE CS Press, pp. 98-108.
227. A. Madalinski, A. Bystrov, V. Khomenko and A. Yakovlev. Visualization and resolution of coding conflicts in asynchronous circuit design, Proc. DATE 2003, Munich, March 2003, IEEE CS Press, pp. 926-931.
228. D. Sokolov, A. Bystrov and A. Yakovlev. STG optimisation in the direct mapping of asynchronous circuits, Proc. DATE 2003, Munich, March 2003, pp. 932-937.
229. D. Sokolov, A. Bystrov, A. Yakovlev, Tools for STG Optimisation in the Direct Mapping of Asynchronous Circuits, Second UK ACM SIGDA Workshop on Electronic Design Automation, Bournemouth, 16-17 September 2002.
230. F. Burns, D. Shang, A. Koelmans, A. Yakovlev, Using Petri Nets for Asynchronous Data Path and Controller Synthesis, Second ACM SIGDA UK Workshop on Electronic Design Automation, Bournemouth, 16-17 September 2002.
231. F. Xia, A. Yakovlev, I. Clark and D. Shang. Data Communication in Systems with Heterogeneous Timing, Proc. 4th Euromicro Conference on Massively Parallel Computing Systems, Ischia, Italy, 9-12 April 2002. (http://www.mpcs.org/MPCS02/Papers/4/Paper.pdf)
232. V. Varshavsky, A. Yakovlev, V. Marakhovsky and I. Levin, Self-Timing, Self-Checking and Self-Recovery, Proc. 4th Euromicro Conference on Massively Parallel Computing Systems, Ischia, Italy, 9-12 April 2002. (http://www.mpcs.org/MPCS02/Papers/8/Paper.pdf)
233. A. Madalinski, A. Bystrov, A. Yakovlev, Visualisation of Coding Conflicts in Asynchronous Circuit Design, IEEE/ACM 11th International Workshop on Logic and Synthesis, New Orleans, June 2002, IEEE Computer Society and ACM SIGDA, pp. 155-160.
234. A. Bystrov, A. Yakovlev, Synthesis of Asynchronous Circuits with Predictable Latency, IEEE/ACM 11th International Workshop on Logic and Synthesis, New Orleans, June 2002, IEEE Computer Society and ACM SIGDA, pp. 239-243.
235. D.Shang, F.Xia and A.Yakovlev, Asynchronous Circuit Synthesis via Direct Translation, Proc. ISCAS'02, Scottsdale, Arizona, May 2002, IEEE, Volume III, pp. 369-372.

236. O. Maevsky, D.J. Kinniment, A.Yakovlev, A. Bystrov. Analysis of the oscillation problem in tri-flops, Proc. ISCAS'02, Scottsdale, Arizona, May 2002, IEEE, volume I, pp.381-384.
237. V. Khomenko, M. Koutny and A. Yakovlev. Detecting state coding conflicts in STGs using integer programming, Proc. DATE'02, Paris, March 2002, IEEE CS Press, pp. 338-345.
238. A. Bystrov, M. Koutny and A. Yakovlev. Visualization of partial order models in VLSI design flow, Proc. DATE'02, Paris, March 2002, IEEE CS Press, pp. 1089-1090.
239. A. Bystrov and A. Yakovlev. Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment, Proc ASYNC'02, Manchester, April 2002, IEEE CS Press, 127-136.
240. D.J. Kinniment, O. Maevsky, A. Bystrov, G. Russell and A. Yakovlev, On-chip Structures for Timing Measurements and Test, Proc ASYNC'02, Manchester, April 2002, IEEE CS Press, pp. 190-197
241. D. Shang, F. Xia and A. Yakovlev. Testing a Self-Timed Asynchronous Communication Mechanism (ACM) VLSI Chip, Proc. IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Gyor, Hungary, 18-20 April, 2001, pp. 53-56.
242. A. Yakovlev, F. Xia and D. Shang. Synthesis and implementation of a signal-type asynchronous data communication mechanism. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'01), Salt Lake City, pages 127-136. IEEE Computer Society Press, March 2001.
243. A. Yakovlev, F. Xia. Towards synthesis of asynchronous communication algorithms, Int. Workshop on Synthesis of Concurrent Systems, ICATPN'01 and ICACSD'01, Newcastle upon Tyne, June 2001. (Published in: Synthesis and Control of Discrete Event Systems (Eds. B. Caillaud, P. Darondeau, L. Lavagno and X. Xie), Kluwer Academic Publishers, ISBN-0-7923-7639-0, January 2002, pp. 57-75.)
244. N. Starodoubtsev, A. Bystrov, and A. Yakovlev. Semi-modular latch chains for asynchronous circuit design. Proc. 10th Int. Workshop on Power and Timing Modelling, Optimization and Simulation (PATMOS'2000), Goetingen, Germany, Sept. 2000, D. Soudris, P. Pirsch, E. Barke (Eds), LNCS 1918, Springer, pp. 168-177.
245. A. Madalinski, A. Bystrov and A. Yakovlev. Statistical Fairness of Ordered Arbiters, 16th Annual Performance Engineering Workshop UKPEW2000, July 2000, University of Durham, pp. 165-176.
246. S. Delong, F. Xia, and A. Yakovlev. An implementation of a three-slot asynchronous communication mechanism using self-timed circuits. Proc. of 1st Int. Workshop on Asynchronous Interfaces (AINT'2000), Delft University of Technology, July 2000, ISBN 90-5326037-4, pp. 37-44.
247. A. Burns, A.J. Wellings, F. Burns, A.M. Koelmans, M. Koutny, A. Romanovsky, A. Yakovlev. Towards Modelling and Verification of Concurrent Ada Programs Using Petri Nets, Proc. Workshop Software Engineering and Petri Nets, 21st Int. Conf. App. Theory of Petri Nets, Aarhus, Denmark, June 2000, pp.

115-134, Technical Report DAIMI PB - 548, Dept. of Computer Science, Univ. of Aarhus, ISSN 0105-8517.

248. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, Hardware and Petri Nets: Application to Asynchronous Circuit Design, Application and Theory of Petri Nets 2000, Lecture Notes in Computer Science vol. 1825, pp. 1-15, Springer Verlag, June 2000.

249. D. Shang, F. Xia, and A. Yakovlev. A self-timed asynchronous data communication mechanism, Proc. 1st Annual Postgrad Symp. on Convergence of Telecommunications, Networking and Broadcasting (PGNET2000), Liverpool, John Moores University, EPSRC, pp. 170-176.

250. A. Bystrov, D. Kinniment, and A. Yakovlev. Priority Arbiters. Proc. Sixth Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC2000), April 2000, Eilat, Israel, IEEE Computer Society Press, pp. 128-137.

251. F. Xia, A. Yakovlev, D. Shang, A. Bystrov, A. Koelmans, and D. Kinniment.Asynchronous Communication Mechanisms using Self-timed Circuits. Proc. Sixth Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC2000), April 2000, Eilat, Israel, IEEE Computer Society Press, pp. 150-159.

252. H. Saito, A. Kondratyev, J. Cortadella, L. Lavagno, A. Yakovlev. What is the cost of delay-insensitivity? Proc. IEEE/ACM Int. Conf. on CAD (ICCAD'99), San Jose, Nov. 1999, IEEE Comp. Soc. Press.

253. H. Saito, A. Kondratyev, J. Cortadella, L. Lavagno, A. Yakovlev. Proceedings of the ICATPN'99 Workshop on Hardware Design and Petri Nets (HWPN'99), June 21, 1999, Williamsburg, VA, pp. 169-189.

254. A. Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavagno, A. Yakovlev. Automatic synthesis and optimization of partially specified asynchronous systems. Proc of 36th ACM Design Automation Conference (DAC'99), New Orleans, LA, pp. 110-114.

255. A. Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavagno, A. Taubin, A. Yakovlev. Lazy Transition Systems: Application to Timing Optimization of Asynchronous Circuits. Proc. IEEE/ACM Int. Conference on CAD (ICCAD'98), November 1998, San Jose, IEEE Comp Soc. Press, pp. 324-331.

256. I. Mitrani, A. Yakovlev. Tree Arbiter with Nearest-Neighbour Scheduling. Proc. of the 13th International Symposium on Computer and Information Sciences (ISCIS'98), 26-28 October, Belek-Anatlya, Turkey. In: Advances in Computer and Information Sciences'98 (Eds. U. Gudukbay, T. Dayar, A. Gursoy, E. Gelenbe) Concurrent Systems Engineering Series Vol. 53, pp. 83-92, ISBN 90-5199-405-2 (IOS Press).

257. J. Mirkowski and A. Yakovlev. A Petri net model for embedded systems. Workshop on Design and Diagnostics of Electronic Circuits and Systems, Szczyrk, September 2-4, 1998, pp. 313-321, ISBN 83-908409-6-0.

258. W. Vogler, A. Semenov and A. Yakovlev. Unfolding and Finite Prefix for Nets with Read Arcs. Proceedings of CONCUR'98, Nice, France, Sept. 1998, LNCS No. 1466, pp. 501-516.

259. L. Lloyd, A. V. Yakovlev, E. Pastor, A.M. Koelmans. Estimations of power consumption in asynchronous logic as derived from Graph Based Circuit Representations. International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'98), Technical University of Denmark - October 7-9, 1998, pp. 367-376, A.M. Trullemans-Anckaert, J. Sparsoe (eds).
260. L. Lloyd, K. Heron, A. M. Koelmans, A.V. Yakovlev. Rapid design of asynchronous logic using reconfigurable architectures. Int. Conference on Microelectronics and Packaging (ICMP'98), Curitiba, Parana, Brazil, 12-14 August 1998.
261. F. Burns, A. Yakovlev and A. Koelmans. Modelling of superscalar processor architectures with Design/CPN. Proc. Workshop on Practical Use of Coloured Petri Nets and Design/CPN. Aarhus (Ed. by K. Jensen), Denmark, 10-12 June 1998, DAIMI TR PB-532, May 1998, pp. 15-30.
262. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev Automatic handshake expansion and reshuffling using concurrency reduction, Proceedings of the ICATPN'98 Workshop on Hardware Design and Petri Nets (HWPN'98), June 23, 1998, Lisbon, pp. 86-110.
263. A.Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavagno, A.Taubin and A. Yakovlev. Identifying state coding conflicts in asynchronous system specifications using Petri net unfoldings, Proceedings of Int. Conf. on Appl. of Concurrency to System Design (ACSD'98), March 1998, Aizu-Wakamatsu, Japan, IEEE Computer Society Press, pp. 152-163.
264. D.J. Kinniment, B. Gao, A. Yakovlev, F. Xia. Towards asynchronous A-D conversion, Proc. 4th Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, March-April 1998, San Diego, CA, IEEE Computer Society Press, pp. 206-215.
265. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, E. Pastor and A. Yakovlev. Decomposition and technology mapping of speed-independent circuits using boolean relations, Proc. IEEE/ACM Int. Conference on CAD (ICCAD'97), November 1997, IEEE Computer Society Press.
266. I. Mitrani, A. Yakovlev. Tree Arbiter with Nearest-Neighbour Scheduling. Proc. 13th UK Workshop on Performance Engineering of Computer and Telecommunication Systems, Ilkley, July 1997, pp. 29/1-29/15 (to be published by Edinburgh University Press).
267. M. Kishinevsky, J. Cortadella, A.Kondratyev, L. Lavagno, A.Taubin and A. Yakovlev. Coupling asynchrony and interrupts: place chart nets and their synthesis, Proc. Int. Conference on Application and Theory of Petri Nets (ed. R. Valette), Toulouse, June 1997, Lecture Notes in Computer Science, Vol. 1248, Springer, Berlin, 1997, pp. 328-347.
268. A. Semenov, A. Yakovlev, E. Pastor, M. Pena, J. Cortadella, and L. Lavagno Partial order approach to synthesis of speed-independent circuits. Proc. 3rd Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, Eindhoven, Holland, April 1997, IEEE Comp. Soc. Press, pp. 254-265.
269. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev. Technology mapping for speed-independent circuits: decomposition

and resynthesis. Proc. 3rd Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, Eindhoven, Holland, April 1997, pp. 240-253.
270. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev. Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis, Proc. EDTC'97, Paris, March 1997, IEEE Comp. Soc. Press, pp. 98-105.
271. A. Semenov, A. Yakovlev, E. Pastor, M. Pena, and J. Cortadella, Synthesis of Speed-independent circuits from STG-unfolding segment, Proc. 34th ACM/IEEE Design Automation Conference (DAC'97), Anaheim, CA, June 1997, pp. 16-21.
272. J. Cortadella, Kondratyev, A., Kishinevsky, M., Lavagno. L. and A. Yakovlev, Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. Proc. 11th Conference on Design of Integrated Circuits and Systems (DCIS'96), Barcelona, Nov. 1996, pp.205-210.
273. V. Varshavsky, V. Marakhovsky and A. Yakovlev. Towards Self-Checking and Self-Recovery in Self-Timed Embedded Systems. Proc. IEEE International Workshop On Embedded Fault-Tolerant Systems, Dallas, Texas, September 1996.
274. J. Cortadella, A. Kondratyev, M. Kishinevsky, L. Lavagno and A. Yakovlev, Complete state encoding based on theory of regions, Proc. 2nd Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, Aizu, Japan, March 1996, pp. 36-47.
275. A.Semenov and A. Yakovlev, Verification of asynchronous circuits based on Time Petri Net unfolding, Proc. 33rd ACM/IEEE Design Automation Conference (DAC'96), Las Vegas, June 1996, pp. 59-63.
276. J. Cortadella, Kondratyev, A., Kishinevsky, M., Lavagno. L. and A. Yakovlev, Methodology and tools for complete state coding in STG-based synthesis of asynchronous circuits, Proc. 33rd ACM/IEEE Design Automation Conference (DAC'96), Las Vegas, June 1996, pp. 63-66.
277. N.Starodoubtsev, A. Yakovlev and S. Petrov, Use of VHDL-based environment for interactive synthesis of asynchronous circuits. Proceedings VHDL Forum in Europe Spring'96 Working Conference, Dresden, Germany, May 1996, pp. 21-33.
278. A.Yakovlev, A.Semenov, A.M.Koelmans and D.J.Kinniment. Petri nets and asynchronous circuit design, Digest of IEE Colloquium on Design and Test of Asynchronous Systems, IEE, London, Ref. No. 1996/040, pp. 8/1-8/6.
279. J. Cortadella, M. Kishinevsky, L. Lavagno and A. Yakovlev. Synthesizing Petri nets from state-based models. Proc. ICCAD'95, November 1995, San Jose, CA, IEEE Comp. Soc. Press, Nov. 1995, pp. 164-171.
280. A.Semenov and A. Yakovlev, Verification of asynchronous circuits based on timed Petri net unfolding, Proc. of the Int. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU'95), Seattle, Nov. 1995, pp. 199-210.
281. A. Kondratyev, M. Kishinevsky and A. Yakovlev. On hazard-free implementation of speed-independent circuits. Proc. Asia and South Pacific

Design Automation Conference (ASP-DAC'95), Chiba, Japan, August-September 1995, pp. 241-248.

282. A. Semenov and A. Yakovlev. Combining partial orders and symbolic traversal for efficient verification of asynchronous circuits. Proc. IFIP Int. Conference on Computer Hardware Description Languages, (CHDL'95),Chiba, Japan, August-September 1995, pp. 567-573.

283. A. Yakovlev, V. Varshavsky, V. Marakhovsky and A. Semenov, Designing an asynchronous pipeline token ring interface, Proc. of 2nd Working Conference on Asynchronous Design Methodologies, London, May 1995, IEEE Comp. Society Press, N.Y., 1995, pp. 32-41.

284. A. Kondratyev, J. Cortadella, M. Kishinevsky, E. Pastor, O. Roig, and A. Yakovlev. Checking Signal Transition Graph Implementability by Symbolic BDD Traversal, European Design and Test Conference, Paris, March 1995, IEEE Comp. Society Press, N.Y., pp. 325-332.

285. J. Cortadella, L. Lavagno, P. Vanbekbergen, and A. Yakovlev. Designing Asynchronous Circuits from Behavioural Specifications with Internal Conflicts, Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC'94), Salt Lake City, Nov. 1994, IEEE Comp. Society Press, N.Y., pp. 106-115.

286. A. Yakovlev, M. Kishinevsky, A. Kondratyev, and L. Lavagno. OR causality: modelling and hardware implementation, Proc. Int. Conference on Application and Theory of Petri Nets (ed. R. Valette), Zaragoza, June 1994, Lecture Notes in Computer Science, vol. 815, Springer, Berlin, 1994, pp. 568-587.

287. A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanbekbergen, and A. Yakovlev. Simple-gate implementation of speed-independent circuits, Proc. IEEE Design Automation Conference, DAC'94, San Diego, June 1994, IEEE Comp. Society Press, N.Y., pp. 56-62.

288. A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanbekbergen, and A.Yakovlev. On the conditions for gate-level speed-independence of asynchronous circuits, Proc. ACM Int. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU'93), Sept. 1993, Malente, Germany.

289. A. Yakovlev, A. Petrov, and L. Rosenblum. Synthesis of asynchronous control circuits from symbolic signal transition graphs, Asynchronous Design Methodologies (Ed. S. Furber, M. Edwards), IFIP Transactions A-28, North-Holland, 1993 (Proc. IFIP 10.5 Working Conf., Manchester, March-April 1993), pp. 71-85.

290. A.V. Yakovlev. Synthesis of hazard-free asynchronous circuits from generalised signal-transition graphs, Proc. 6th Int. Conf. VLSI Design (VLSI DESIGN'93), Bombay, India, January 1993, IEEE Comp. Society Press, N.Y., 1993, pp. 21-24.

291. G. Pulkkis, A. Yakovlev, and A. Petrov. Interfacing transputers to analog environments in real-time systems, Proc. 3rd Nordic Transputer Conference, Copenhagen, May 1993, pp. 96-99.

292. A.Yakovlev, L. Lavagno, and A. Sangiovanni-Vincentelli. A unified signal transition graph model for asynchronous control circuit synthesis. Proc. Int. Conf. on CAD (ICCAD'92), Santa Clara, CA, November 1992, IEEE Comp. Society Press, N.Y., pp. 104-111.
293. A.V. Yakovlev. On limitations and extensions of signal transition graph model for designing asynchronous control circuits. Proc. Int. Conf. on Computer Design (ICCD'92), Cambridge, MA, October 1992, IEEE Comp. Society Press, N.Y., pp. 396-400.
294. A.V. Yakovlev. A structural technique for fault-protection in asynchronous interfaces. Proc. Int. Symp. on Fault-Tolerant Computing, (FTCS'92) Boston, MA, July 1992, IEEE Comp. Society Press, N.Y., pp. 288-296.
295. A.V. Yakovlev and A.I. Petrov. A process event knowledge model for industrial expertise, Industrial Applications of Artificial Intelligence (Ed. J.L. Alty, L.I. Mikulich), IFIP, North-Holland, 1991 (Proc. IFIP TC5/WG5.3 Int. Conference on AI in CIM, Leningrad, USSR, April 1990), PP. 115-120.
296. A.V. Yakovlev and A.I. Petrov. On the simulation of asynchronous logical control, Problem Solving by Simulation (Ed. A. Javor), Proc. IMACS European Simulation Meeting, Esztergom, Hungary, August 1990, pp. 9-10.
297. A.V. Yakovlev and A. Petrov. Petri nets and parallel bus controller design. Proc. of 11th Int. Conf. on Applications and Theory of Petri Nets, Paris, France, June 1990, pp. 244-263.
298. L.Ya. Rosenblum and A.V. Yakovlev. Analysing semantics of concurrent hardware specifications. Proc. Int. Conf. on Parallel Processing (ICPP89), Pennstate University Press, University Park, PA, July 1989, pp. 211-218, Vol.3.
299. A.Yu. Kondratyev, L.Ya. Rosenblum, and A.V.Yakovlev, Signal graphs: a model for designing concurrent logic. Proc. Int. Conf. on Parallel Processing (ICPP), Pennstate University Press, University park, PA, July 1988, pp. 51-54, Vol.1.
300. L.Ya. Rosenblum and A.V. Yakovlev. Signal graphs: from self-timed to timed ones, Proc. of the Int. Workshop on Timed Petri Nets, Torino, Italy, July 1985, IEEE Computer Society Press, NY, 1985, pp. 199-207.

Conference Presentations (not formally refereed):

1. R. Al-Dujaily, T. Mak, F. Xia, and A. Yakovlev, A Methodology for Deadlock Detector Minimization in Interconnection Network, UK Electronics Forum (UKEF 2010), Newcastle, June-July 2010.
2. R. Ramezani, A. Bystrov, A. Yakovlev, Energy-aware system for efficient powering and controlling of the computational load, UK Electronics Forum (UKEF 2010), Newcastle, June-July 2010.
3. M. Rykunov, A. Mokhov, A. Yakovlev, A. Koelmans, Automated Generation of Control Logic for Processor Architectures, UK Electronics Forum (UKEF 2010), Newcastle, June-July 2010.

4. Raaed Al-Dujaily, Li Dai, Fei Xia, Delong Shang and Alex Yakovlev, NoC Monitoring Infrastructure: A Supervisory and Control Service, 21st UK Asynchronous Forum, Bristol, Sept. 2009.
5. Li Dai, Raaed Al-Dujaily, Fei Xia, Delong Shang and Alex Yakovlev, Network-on-Chip Monitoring and Diagnostic System, 21st UK Asynchronous Forum, Bristol, Sept. 2009.
6. Yu Zhou and Alex Yakovlev, Dynamic Concurrency Reduction for Power Management, 21st UK Asynchronous Forum, Bristol, Sept. 2009.
7. Arseniy Alekseyev, Ivan Poliakov, Victor Khomenko and Alex Yakovlev, Optimisation of Balsa Control Path Using STG Resynthesis, 21st UK Asynchronous Forum, Bristol, Sept. 2009.
8. Matthew Cunningham, Robin Emery, Alex Yakovlev and Alton Horsfall, Ultra Low Power Circuit Possibilities for Resilient Technologies, 21st UK Asynchronous Forum, Bristol, Sept. 2009.
9. Andrey Mokhov, Ulan Degenbaev and Alex Yakovlev, Synthesis of Instruction Codes in the Context of Asynchronous Microcontrol Design, 21st UK Asynchronous Forum, Bristol, Sept. 2009.
10. Yu Li and Alex Yakovlev, Conditions and Techniques for Correctness of SI/QDI Circuits Under Large Variability, 21st UK Asynchronous Forum, Bristol, Sept. 2009.
11. A. Mokhov, A. Yakovlev, Introduction to Conditional Partial Order Graphs, 5thh UK Embedded Forum, Leicester, Sept 2009.
12. Y. Chen, F. Xia, D. Shang, A. Yakovlev, Stochastic Modeling of Dynamic Power Management Policies and Analysis of Their Power-Latency Tradeoffs, 4th UK Embedded Forum, Southampton, 9-10 Sept 2008.
13. Asur Rafiev, Julian Murphy, Danil Sokolov and Alex Yakovlev. Bitwise Gate Grouping Algorithm for Mixed Radix Conversion, 20th UK Asynchronous Forum, Manchester, September 2008.
14. Ivan Poliakov, Danil Sokolov and Alex Yakovlev, and Charles Brej. Static Data Flow Structures with Dynamic Elements, 20th UK Asynchronous Forum, Manchester, September 2008.
15. Stanislavs Golubcovs, Andrey Mokhov and Alex Yakovlev. Multi-resource Arbiter Design, 0th UK Asynchronous Forum, Manchester, September 2008.
16. Andrey Mokhov and Alex Yakovlev. Synthesis of multiple rail phase encoding circuits, 20th UK Asynchronous Forum, Manchester, September 2008.
17. Panagiotis Asimakopoulos and Alex Yakovlev, An Adiabatic Power-Supply Controller for Asynchronous Logic Circuits, 20th UK Asynchronous Forum, Manchester, September 2008.
18. Robin Emery, Alex Yakovlev and Graeme Chester. Dense-Near/Sparse-Far Hybrid Reconfigurable Neural Network Chip, 20th UK Asynchronous Forum, Manchester, September 2008.
19. Basel Halak, Alex Yakovlev, Throughput-Centric Optimisation for fixed width Links with Crosstalk Avoidance Methods, 19th UK Asynchronous Forum, London, September 2007.

20. Andrey Mokhov and Alex Yakovlev, Conditional Partial Order Graphs and Dynamically Recongurable Control Synthesis, 19th UK Asynchronous Forum, London, September 2007.
21. Yu Li and Alex Yakovlev, Relative Timing Applied to Asynchronous Circuit Synthesis and Decomposition, 19th UK Asynchronous Forum, London, September 2007.
22. Ping Wang, Alex Yakovlev, Refined Delay Model for Geometric Program-based Delay Optimization, 19th UK Asynchronous Forum, London, September 2007.
23. Ivan Poliakov, Andrey Mokhov, Danil Sokolov, Alex Yakovlev, High-level model verification within Workcraft Framework, 19th UK Asynchronous Forum, London, September 2007.
24. H. Ramakrishnan, S. Shedabale, J. Zhou, G. Russell, and A. Yakovlev, Variability analysis of a high performance strained silicon Jamb latch synchronizer, 19th UK Asynchronous Forum, London, September 2007.
25. Jun Zhou, David Kinniment, Gordon Russell, and Alex Yakovlev, On-chip Measurement of MTBF for A Robust Synchronizer, 19th UK Asynchronous Forum, London, September 2007.
26. Yuan Chen, Fei Xia, Delong Shang, Alex Yakovlev, Power Management with Accumulation and Fire Mechanism, 19th UK Asynchronous Forum, London, September 2007.
27. S. Dasgupta and A.Yakovlev, Modeling and Performance Analysis of GALS Architectures, 18th UK Asynchronous Forum, Newcastle, September 2006.
28. C. D'Alessandro, A. Bystrov, A. Yakovlev, On-chip Phase Regeneration Circuits, 18th UK Asynchronous Forum, Newcastle, September 2006.
29. Basel Halak and Yakovlev, Fault Tolerant Techniques to Minimise the Impact of Crosstalk on Phase Encoding Communication Channels, 18th UK Asynchronous Forum, Newcastle, September 2006.
30. K. T. Gardiner and A. Yakovlev, C-element Latch Scheme with Improved Fault Tolerance, 18th UK Asynchronous Forum, Newcastle, September 2006.
31. A. Mokhov, D. Sokolov, A. Yakovlev, Completion Detection Optimisation based on Relative Timing, 18th UK Asynchronous Forum, Newcastle, September 2006.
32. N. Minas, D.J.Kinniment, G.Russell, A.Yakovlev, Metastability in FPGA Devices, 18th UK Asynchronous Forum, Newcastle, September 2006.
33. A. Yakovlev, Coping with concurrency in hardware: teaching experiences, Invited talk at Workshop on Teaching Concurrency (TeaConc'06), held within ACSD'06 and ICATPN'06, Turku, Finland, June 2006, pp. 57-60.
34. C. D'Alessandro, D. Shang, A. Bystrov, A. Yakovlev and O. Maevsky. Multiple-rail phase-encoding for NoCs, DATE 2006 Friday Workshops, Workshop on Future Interconnects and Networks on Chip, Munich, March 2006, Poster session.
35. J.Zhou, D. Kinniment, G. Russell and A.Yakovlev. Design of fast and reliable synchronizers for NOCs, DATE 2006 Friday Workshops, Workshop on Future Interconnects and Networks on Chip, Munich, March 2006, Poster session.
36. C. A'Alessandro, K.Gardiner, D.J. Kinniment, and A.Yakovlev. On-chip subpicosecond phase alignment, Proc. 2nd UK Embedded PhD Forum, Birmingham, October 2005.

37. D. Sokolov, A. Bystrov, A. Yakovlev**.** Design for low-power and high-security based on timing diversity, Proc. 2nd UK Embedded PhD Forum, Birmingham, October 2005.
38. A. Madalinski, C. D'Alessandro, P. Wang and A. Yakovlev, Latency aware Conflict Resolution in Asynchronous Control Logic Synthesis, 17th UK Asynchronous Forum, Southampton, September 2005.
39. C. D'Alessandro, D. Shang, A. Bystrov, A. Yakovlev and O. Maevsky, Multiple-Rail Phase-Encoding for NoC, 17th UK Asynchronous Forum, Southampton, September 2005.
40. K. Heron, G. Russell, D.J. Kinniment and A. Yakovlev, Time Amplifiers for On-Chip Interval Measurement, 17th UK Asynchronous Forum, Southampton, September 2005.
41. Y. Chen, F. Xia and A. Yakovlev, The Design of STEP Processor, 17th UK Asynchronous Forum, Southampton, September 2005.
42. D. Koppad, A. Bystrov and A. Yakovlev, On-line Monitoring of Asynchronous Interfaces, 17th UK Asynchronous Forum, Southampton, September 2005.
43. J.P. Murphy, D. Sokolov, A. Bystrov and A. Yakovlev, Resisting Side Channel Attacks Using Dual Spacer Dual Rail, 16th UK Asynchronous Forum, Manchester, September 2004.
44. Y. Zhou and A. Yakovlev. Design of an Asynchronous Sequence Generator with Dynamically Loadable Count Ratio, 16th UK Asynchronous Forum, Manchester, September 2004.
45. Guang-Yeu Luo, Ian G. Clark, Fei Xia, Albert M. Koelmans, Alex V. Yakovlev. Simulating Hets in NS for developing an ACM transport protocol for Networks-on-Chip, PREP 2004, Poster presentation, University of Hertfordshire, 5-7 April 2004.
46. A. Bystrov, D. Koppad, A. Yakovlev, On-line testing of asynchronous circuits, Workshop of ACiD-WG Working Group, Turku, Finland, June 2004.
47. J. Cortadella and A. Yakovlev, Ten Years of Petrifying: where are we now? (Invited talk), Workshop of ACiD-WG Working Group, Turku, Finland, June 2004.
48. A. Yakovlev, A. Bystrov, D. Sokolov, J. Murphy, V. Varshavsky and V. Marakhovsky, Phase-difference based logic: principle and applications, Workshop of ACiD-WG Working Group, Turku, Finland, June 2004.
49. D.Koppad, A.Bystrov and A.Yakovlev, Algorithm for testing asynchronous circuits, Proc. 15th UK Asynchronous Forum, Cambridge Jan. 2004.
50. F.Hao, F.Xia, I.G.Clark, A.Yakovlev and E.G.Chester, RR-BB algorithm models in Matlab. Proc. 15th UK Asynchronous Forum, Cambridge Jan. 2004.
51. G.-Y.Luo, I.G.Clark, F.Xia, A.M.Koelmans and A.Yakovlev, Simulating heterogeneous timing networks in network simulator NS, Proc. 15th UK Asynchronous Forum, Cambridge Jan. 2004.
52. G.-Y.Luo, I.G.Clark, F.Xia, A.M.Koelmans and A.Yakovlev, Experiments with adding security to synchronous netlists, Proc. 15th UK Asynchronous Forum, Cambridge Jan. 2004.

53. A.Bystrov, D. Sokolov, A.Yakovlev and A. Koelmans, Balancing Power Signature in Secure Systems, Proc. 14th UK Asynchronous Forum, Newcastle upon Tyne, 30 June-1 July 2003.
54. D. Koppad, A. Bystrov and A. Yakovlev, Testing in the Direct Mapping Domain, Proc. 14th UK Asynchronous Forum, Newcastle upon Tyne, 30 June-1 July 2003.
55. D.Shang, F.Burns, A.M.Koelmans and A.Yakovlev, An Asynchronous DMA System Design Based on Direct Mapping Using VHDL and Petri Nets, Proc. 13th UK Asynchronous Forum, Cambridge, Dec. 2002.
56. F.Hao, A.Yakovlev, E.G.Chester, F.Xia, I.G.Clark and D.Shang, Implementation of a Three-Slot Signal ACM, Proc. 13th UK Asynchronous Forum, Cambridge, Dec. 2002.
57. A.Bystrov, D.Sokolov and A.Yakovlev, Low-Latency Control Structures with Slack, Proc. 13th UK Asynchronous Forum, Cambridge, Dec. 2002.
58. A. Yakovlev. Is the Die Cast for the Token Game? (invited paper) Proc. of 23rd International Conference on Applications and Theory of Petri nets (ICATPN 2002), Adelaide, Australia, June 2002, LNCS 2360, Springer, pp. 70-79.
59. F. Burns, D. Shang, A. Koelmans and A. Yakovlev, Synthesis of Asynchronous Data Paths and Controllers using Petri Nets, Proc. 12th UK Asynchronous Forum, London, 17-18 June 2002.
60. D. Sokolov, A. Bystrov and A. Yakovlev, Tools for STG Optimisation in the Direct Mapping of Asynchronous Circuits, Proc. 12th UK Asynchronous Forum, London, 17-18 June 2002.
61. A. Madalinski, A. Bystrov and A. Yakovlev, Visualisation of Coding Conflicts in Asynchronous Circuit Design, Proc. 12th UK Asynchronous Forum, London, 17-18 June 2002.
62. A. Yakovlev, F. Burns, A. Bystrov, A. Koelmans, R. Krenz, D. Shang. Behavioural synthesis of asynchronous controllers: a case study with a self-timed communication channel, Proc. Second ACiD-WG Workshop of the European Commission's Fifth Framework Programme, Munich, Jan. 2002.
63. D.J. Kinniment, O.V. Maevsky, A. Bystrov, G. Russell, A.V. Yakovlev. On-chip test for timing conditions, Proc. Second ACiD-WG Workshop of the European Commission's Fifth Framework Programme, Munich, Jan. 2002.
64. J. Cortadella, J. Garside and A. Yakovlev. Tutorial: Logic Design of Asynchronous Circuits, ASPDAC/VLSI Design 2002, Bangalore, Jan. 2002.
65. A.Bystrov and A.Yakovlev, Synthesis of Asynchronous Circuits with Predictable Latency, 11th Async UK Forum, Cambridge, Dec. 2001
66. F.Burns, D.Shang, A.Koelmans and A.Yakovlev, Translating from Asynchronous FSM Specifications in VHDL to Petri Nets, 11th Async UK Forum, Cambridge, Dec. 2001.
67. D.Shang, F.Xia and A.Yakovlev, Asynchronous Circuit Synthesis via Direct Translation, 11th Async UK Forum, Cambridge, Dec. 2001
68. O.Maevsky, A.Bystrov, D.J.Kinniment and A. Yakovlev, Analysis of Logic Gate Q-Flop resolver, 10th UK Async Forum, Edinburgh, July 2001.
69. A. Bystrov, A. Yakovlev and M. Koutny, Visualisation of Partial Order Models in VLSI Design Flow, 10th UK Async Forum, Edinburgh, July 2001.

70. D. Kinniment, A. Bystrov and A. Yakovlev, Synchronisation circuit performance, Proc. First ACiD-WG Workshop of the European Commission's Fifth Framework Programme, Neuchatel, Feb. 2001.
71. A. Yakovlev, F. Xia and I. Clark, Hets: towards harmonising time and power in systems on chip, Proc. First ACiD-WG Workshop of the European Commission's Fifth Framework Programme, Neuchatel, Feb. 2001.
72. I. Clark, F. Xia and A. Yakovlev, Modelling and analysis of asynchronous communication mechanisms, Proc. First ACiD-WG Workshop of the European Commission's Fifth Framework Programme, Neuchatel, Feb. 2001.
73. A. Yakovlev. Tutorial: Specifying Controllers using Petri Nets, 9th Asynchornous UK Forum, Cambridge, Dec. 2000.
74. D. Shang, F. Xia and A. Yakovlev. Testing a Self-Timed Asynchronous Communication Mechanism (ACM) VLSI Chip, 9th Asynchornous UK Forum, Cambridge, Dec. 2000.
75. N. Stardoubtsev and A. Yakovlev. Isochronic Fork-Free Asynchronous Circuits, 9th Asynchornous UK Forum, Cambridge, Dec. 2000.
76. J. Cortadella, L. Lavagno, A. Yakovlev. Hardware Design and Petri nets, Advanced Tutorial on Hardware Design and Petri Nets, 21st Int. Conf. App. Theory of Petri Nets, Aarhus, Denmark, June 2000.
77. A. Bystrov and A. Yakovlev. Dynamic Priority Arbiter with FIFO, Proc. 8th Asynchronous UK Forum, South Bank University, London, June 2000.
78. A. Yakovlev. Towards Modelling and Verification of Concurrent Ada Programs Using Petri Nets, BAT/PORTA Workshop 18th to 19th May 2000, University of Newcastle.
79. I. Blunno, A. Bystrov, J. Carmona, J. Cortadella, L. Lavagno and A. Yakovlev. Direct synthesis of large-scale asynchronous controllers using a Petri-net based approach. Proc. of the Fourth FP4 ACiD-WG workshop, Grenoble, January 2000.
80. A. Bystrov, A. Yakovlev. Fast four-phase tree FIFO. Proc. 7th UK Asynchronous Forum, University of Newcastle upon Tyne, 20-21 December 1999.
81. F. Xia, A. Yakovlev, I. Clark. Testing the data freshness properties of asynchronous communication mechanisms. Proc. 7th UK Asynchronous Forum, University of Newcastle upon Tyne, 20-21 December 1999.
82. A. Madalinski, F. Xia and A. Yakovlev Studying the data loss and data re-reading behaviour of a four-slot asynchronous communication mechanism using stochastic Petri nets techniques. Proc. 7th UK Asynchronous Forum, University of Newcastle upon Tyne, 20-21 December 1999.
83. A. Bystrov, D. Shang, F. Xia, A. Yakovlev. Self-timed and speed independent latch circuits, Proc. 6th UK Asynchronous Forum, University of Manchester, 12-13th July 1999.
84. F. Xia, D. Shang, A. Yakovlev, A. Koelmans. An Asynchronous Communication Mechanism using self-timed circuits, Proc. 6th UK Asynchronous Forum, University of Manchester, 12-13th July 1999.
85. A. Bystrov and A. Yakovlev. Revisiting the problem of fair arbitration. Proc. of 5th UK Asynchronous Forum, Computer Laboratory, University of Cambridge, December 1998.

86. A. Yakovlev, D.J. Kinniment, F. Xia and A.M. Koelmans. A FIFO buffer with non-blocking interface. Proc. of 5th UK Asynchronous Forum, Computer Laboratory, University of Cambridge, December 1998.
87. E. Pastor, A. Yakovlev and J. Cortadella. Hierarchical communicating nets for the symbolic analysis of coordinated systems. Proc. of the Special Interest Workshop on Exploitation of STG-based Design Technology, St.Petersburg, 6-7 July 1998.
88. L. Lloyd, A. Yakovlev, E. Pastor, A. Koelmans, Estimations of Power Consumption in Asynchronous Logic, 4th UK Async Forum, Imperial College, London, 13-14- July 1998.
89. F. Burns, A. Yakovlev, and A. Koelmans. Modelling Superscalar Processor Architectures with Coloured Petri Nets, Proc. ACiD-WG Workshop "Specification Models and Languages and Technology Effects on Asynchronous Design", Torino, Italy, January 1988.
90. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Automatic Handshake Expansion and Reshuffling, Proc. ACiD-WG Workshop "Specification Models and Languages and Technology Effects on Asynchronous Design", Torino, Italy, January 1988.
91. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Taubin and A. Yakovlev. Timing-Based Optimization, Proc. ACiD-WG Workshop "Specification Models and Languages and Technology Effects on Asynchronous Design", Torino, Italy, January 1998.
92. F.Xia, I.G. Clark, A.V. Yakovlev and A.C. Davies.Petri net models of metastable operations in latch circuits. Proc. 3rd UK Forum on Asynchronous Systems, Department of Computer Science, Edinburgh University, December 1997.
93. F. Burns, A. Yakovlev and A. Koelmans. On the modelling of superscalar processor architectures with coloured Petri nets. Proc. 3rd UK Forum on Asynchronous Systems, Department of Computer Science, Edinburgh University, December 1997.
94. D.J. Kinniment, A. Yakovlev, B. Gao. Metastable behaviour and system performance. Proc. 2nd UK Forum on Asynchronous Systems, Department of Computing Science, University of Newcastle upon Tyne, July 1997.
95. A. Semenov and A. Yakovlev. Partial order approach to design, verification and synthesis of asynchronous circuits, Proc. First UK Asynchronous Forum, Edinburgh, December 1996, pp. 47-50.
96. A. Yakovlev, Solving ACiD-WG design problems with Petri net based methods. Proc. ESPRIT ACiD-WG Workshop on Asynchronous Circuit Design, Groningen, Sept. 9-10, 1996, TR CSN9602, Computer Science Notes Series, University of Groningen.
97. J. Cortadella, Kondratyev, A., Kishinevsky, M., Lavagno. L. and A. Yakovlev, Petrify: a tool for synthesis of Petri nets and asynchronous circuits.Proc. ESPRIT ACiD-WG Workshop on Asynchronous Circuit Design, Groningen, Sept. 9-10, 1996, TR CSN9602, Computer Science Notes Series, University of Groningen.
98. A.M. Koelmans, L. Lloyd, A. Semenov and A. Yakovlev. PNIT: a framework for the design of (a)synchronous circuits using Petri nets. Proc. ESPRIT ACiD-WG Workshop on Asynchronous Circuit Design, Groningen, Sept. 9-10, 1996, TR CSN9602, Computer Science Notes Series, University of Groningen.

99. A. Semenov, A. Yakovlev, E. Pastor, M. Pena and J. Cortadella, Synthesis of speed-independent circuits from STG-unfolding segment. Proc. ESPRIT ACiD-WG Workshop on Asynchronous Circuit Design, Groningen, Sept. 9-10, 1996, TR CSN9602, Computer Science Notes Series, University of Groningen.
100. A. Yakovlev. Designing arbiters using Petri nets. Proceedings of the 1995 Israel Workshop on Asynchronous VLSI, Nof Genossar, Israel, March 1995, VLSI Systems Research Center, Technion, Haifa, Israel, pp. 178-201.
101. A. Semenov and A.Yakovlev. Veriication using Petri net models. Proceedings of the 1995 Israel Workshop on Asynchronous VLSI, Nof Genossar, Israel, March 1995, VLSI Systems Research Center, Technion, Haifa, Israel, pp. 281-287.
102. A.V. Yakovlev and A.M. Koelmans. Structural Techniques for fault-tolerant asynchronous controllers. Proc. ACiD-WG/EXACt Workshop on Asynchronous Controllers and Interfacing, IMEC, Leuven, Belgium, September 1992.

Chapters in Books (not listed in Conferences):

1. V. Pacheco-Peña and A. Yakovlev, "Computing with Square Electromagnetic Pulses", Handbook of Unconventional Computing, Chapter 16, pages 465-492, doi: 10.1142/9789811235740_0016, October 2021, https://www.worldscientific.com/doi/abs/10.1142/9789811235740_0016.
2. R. Shafik and A. Yakovlev, "From Power-Efficient to Power-Driven Computing", Chapter 11 in "Many-Core Computing: Hardware and Software", Eds: Al-Hashimi, B.M. and Merrett, G.V., pp. 271-295, IET, ISBN: 978-1-78561-582-5, 2019.
3. A. Yakovlev, "Living Lattices", In: Reisig W., Rozenberg G. (eds) Carl Adam Petri: Ideas, Personality, Impact. Springer, Cham, 2019, pp. 233-241, ISBN: 978-3-319-96153-8, DOI: https://doi.org/10.1007/978-3-319-96154-5_28
4. A. Rafiev, A. Mokhov, F. Xia, A. Iliasov, R. Gensh, A. Aalsaud, A. Romanovsky and A. Yakovlev, "Resource-Driven Modelling for Managing Model Fidelity", *Model-Implementation Fidelity in Cyber Physical System Design,* Springer International Publishing, pp. 25-55, 2017, DOI 10.1007/978-3-319-47307-9_2
5. B. Liu, F. Fernández, G. Gielen, A. Karkar, A. Yakovlev, V. Grout, "SMAS: A Generalized and Efficient Framework for Computationally Expensive Electronic Design Optimization Problems", *Computational Intelligence in Electronic Design*, Springer, pp.251-275, 2015.
6. A. Yakovlev, Enabling Survival Instincts in Electronic Systems: An Energy Perspective. Chapter 13 in Transforming Reconfigurable Systems: A Festschrift Celebrating the 60th Birthday of Professor Peter Cheung, Edited by Wayne Luke and George A. Constantinides, Imperial College Press, London, 2015, pp. 237-263, ISBN 978-1-78326-696-8; DOI: 10.1142/9781783266975_0013
7. R. Al-Dujaily, T. Mak, F. Xia, A. Yakovlev and M. Palesi, Run-Time Deadlock Detection, Chapter 3 in Routing Algorithms in Network-on-Chip, Edited by M. Palesi and M. Daneshtalab, Springer Science+Business Media, New York, 2014,

pp. 41-68, ISBN: 978-1-4614-8273-4 (Print) 978-1-4614-8274-1 (Online); DOI 10.1007/978-1-4614-8274-1__3
8. S. Golubcovs and A. Yakovlev, Asynchronous Communications for NoCs, Chapter 4 in C. Silvano, M. Lajolo and G. Palermo (Ed.), Low Power Networks-on-Chip, Springer, 2011, pp. 71-110, ISBN 978-1-4419-6910-1.
9. D.J. Kinniment. Synchronization and Arbitration in Digital Systems, Wiley and Sons, 2007, Contribution to Part III on Arbitration.
10. D. Sokolov and A. Yakovlev, Clock-less circuits and system synthesis, Chapter 16 in B. Al-Hashimi (Ed.), System On Chip: Next Generation Electronics, IEE Circuits Devices and Systems Book Series, 2006, pp. 541-586, ISBN: 0-86341-552-0 & 978-086341
11. J. Carmona, J.Cortadella, V. Khomenko and A.Yakovlev. Synthesis of Asynchronous Hardware from Petri Nets, Lectures on Concurrency and Petri Nets: Advances in Petri Nets, Lecture Notes in Computer Science, Volume 3098 / 2004, Publisher: Springer-Verlag Heidelberg, ISSN: 0302-9743, ISBN: 3-540-22261-8, pp 345-401
12. A.V. Yakovlev. Clockless Computing or Learning How to Play "Soft Time" in "Hard Space", Special Issue of Izvestia SPEEI, Series "Informatics, Control and Computer Technologies" (dedicated to the 70th anniversary of Professor V.I. Timokhin), 2003, pp. 55-64
13. A.V. Yakovlev and A.M. Koelmans. Petri nets and Digital Hardware Design Lectures on Petri Nets II: Applications. Advances in Petri Nets, Lecture Notes in Computer Science, vol. 1492, Springer-Verlag, 1998, pp. 154-236.

Technical Reports:

1. A. Yakovlev, Enabling survival instincts in electronic systems: an energy perspective, NCL-EECE-MSD-TR-2013-181, May 2013.
2. A. Madalinski, V. Khomenko, and A. Yakovlev, Interactive Resolution of Encoding Conflicts in Asynchronouys Circuits Based on STG Unfoldings, Tech Report Series CS-TR-944, School of Computing Science, University of Newcastle upon Tyne, February 2006.
3. D. Sokolov, A. Bystrov, and A. Yakovlev, Direct mapping of low-latency asynchronous controllers from STGs, NCL-EECE-MSD-TR-2006-110, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, January 2006.
4. A. Mokhov, D. Sokolov, and A. Yakovlev, Completion Detection Optimisation, NCL-EECE-MSD-TR-2005-109, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, October 2005
5. C. Hoggins, C. D'Alessandro, D.J. Kinniment, and A. Yakovlev, Securing On-chip Operations against Timing Attacks, NCL-EECE-MSD-TR-2005-108, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, September 2005.
6. D. Shang, A. Yakovlev, A. Koelmans, D. Sokolov, A. Bystrov, Dual-Rail with Alternating-Spacer Security Latch Design, NCL-EECE-MSD-TR-2005-107,

Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, September 2005.
7. C. D'Alessandro, D. Shang, A. Bystrov, A. Yakovlev, O. Maevsky, Phase-encoded transmission for NoC, NCL-EECE-MSD-TR-2005-106, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, May 2005.
8. Yuan Chen, Fei Xia, Alex Yakovlev, Modeling Asynchronous ANNs for Energy Efficient Implementation, NCL-EECE-MSD-TR-2004-105, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, May 2005.
9. D. Shang, A. Bystrov, A. Yakovlev, Asynchronous, Checker designs for monitoring Handshake Interfaces D. Koppad, NCL-EECE-MSD-TR-2005-104, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, March 2005.
10. H. Simpson, E. Campbell, F. Xia, I. Clark, A. Yakovlev, D. Shang, Further discussions on the classification and high-level models of ACMs, NCL-EECE-MSD-TR-2004-102, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, June 2004.
11. D. Sokolov, J. Murphy, A. Bystrov, A. Yakovlev, Improving the security of dual-rail circuits, NCL-EECE-MSD-TR-2004-101, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, April 2004.
12. H. Simpson, E. Campbell, F. Xia, I. Clark, A. Yakovlev, D. Shang, Further discussions on the classification and high-level models of ACMs, NCL-EECE-MSD-TR-2004-102, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, June 2004.
13. V. Khomenko, M. Koutny and A.Yakovlev. Logic Synthesis Avoiding State Space Explosion, CS-TR: 813, School of Computing Science, University of Newcastle, Aug 2003.
14. V. Khomenko, M. Koutny and A.Yakovlev. Detecting State Coding Conflicts in STG Unfoldings Using SAT, CS-TR: 778, Department of Computing Science, University of Newcastle, Sep 2002.
15. A. Madalinski, A. Bystrov and A.Yakovlev. ICU: A tool for Identifying State Coding Conflicts using STG unfoldings, CS-TR: 773, Department of Computing Science, University of Newcastle, Dec 2002.
16. A. Madalinski, A. Bystrov and A. Yakovlev. Visualisation of Coding Conflicts in Asynchronous Circuit Design, CS-TR: 768, Department of Computing Science, University of Newcastle, Apr 2002.
17. A. Yakovlev, S.B. Furber and R. Krenz, Design, Analysis and Implementation of a Self-Timed Duplex Communication System, CS-TR: 761, Department of Computing Science, University of Newcastle, 2002.
18. A. Bystrov, A. Yakovlev, Synthesis of Asynchronous Circuits with Predictable Latency, CS-TR-754, Department of Computing Science, University of Newcastle, 2001.
19. D.J. Kinniment, O.V. Maevsky, A. Bystrov, G. Russell and A. Yakovlev, On-Chip structures for Timing Measurement and Test, CS-TR: 750, Department of Computing Science, University of Newcastle, 2001.

20. D. Shang, F. Xia and A. Yakovlev, Asynchronous circuit synthesis via direct translation, CS-TR-748, Department of Computing Science, University of Newcastle, 2001.
21. O. Maevsky, D.J.Kinniment, A. Yakovlev and A. Bystrov, Analysis of the oscillation problem in tri-flops, CS-TR-747, Department of Computing Science, University of Newcastle, 2001.
22. A. Bystrov, M. Koutny and A. Yakovlev. Visualisation of Pertial Order Models in VLSI Design Flow, CS-TR-744, Department of Computing Science, University of Newcastle, 2001.
23. A. Bystrov, A. Yakovlev, Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment, CS-TR-743, Department of Computing Science, University of Newcastle, 2001.
24. V. Khomenko, M. Koutny and A. Yakovlev, Detecting State Coding Conflicts in STGs Using Integer Programming, CS-TR-736, Department of Computing Science, University of Newcastle, 2001.
25. A. Yakovlev, F. Xia and D. Shang, Synthesis of a signal-type asynchronous data communication mechanism and its hardware implementation, CS-TR-720, Department of Computing Science, University of Newcastle, 2000.
26. A. Madalinski , F. Xia and A. Yakovlev, Relative data freshness of asynchronous communication mechanisms, CS-TR-709, Department of Computing Science, University of Newcastle, 2000.
27. A.Burns, A.J.Wellings, A.M. Koelmans, M. Koutny, A. Romanovsky and A. Yakovlev. On Developing and Verifying Design Abstractions for Reliable Concurrent Programming in Ada, CS-TR-706, Dept. of CS, Newcastle University.
28. A. Madalinski, A. Bystrov and A. Yakovlev, Statistical Fairness of Ordered Arbiters, CS-TR-703, Department of Computing Science, University of Newcastle, 2000.
29. A.Burns, A.J.Wellings, F.Burns, A.M.Koelmans, M.Koutny, A.Romanovsky and A.Yakovlev. Towards Modelling and Verification of Concurrent Ada Programs Using Petri Nets. CS-TR-700, Dept. of CS, Newcastle University.
30. A. Bystrov, D.J. Kinniment and A. Yakovlev, Priority Arbiters, CS-TR-687, Department of Computing Science, University of Newcastle, 2000.
31. F. Xia, A. Yakovlev, A. Bystrov, A.M. Koelmans, D.J. Kinniment and D. Shang, An asynchronous communication mechanism using self-timed circuits, CS-TR-686, Department of Computing Science, University of Newcastle, 2000.
32. A Yakovlev, D J Kinniment, and F Xia. A FIFO Buffer with Real-Time Interface, TR. no. 649, Department of Computing Science, University of Newcastle upon Tyne, August 1998.
33. L.Lloyd, A.Yakovlev, E. Pastor and A.M.Koelmans. Estimations of Power Consumption in Asynchronous Logic as Derived from Graph Based Circuit Representations, CS-TR: 643, Department of Computing Science, University of Newcastle upon Tyne, 1998.
34. W. Vogler, A. Semenov and A. Yakovlev. Unfolding and Finite Prefix for Nets with Read Arcs. TR. no. 634, Department of Computing Science, University of Newcastle upon Tyne, February 1998.

35. F. Xia, I.G. Clark, A.V. Yakovlev and A.C. Davies. Petri net models of metastable operations in latch circuits. TR. no. 627, Department of Computing Science, University of Newcastle upon Tyne, January 1998.
36. F. Xia and A. Yakovlev. Overview of modelling and analysis techniques for arbiters and related circuits, TR. no. 626, Department of Computing Science, University of Newcastle upon Tyne, January 1998.
37. D J Kinniment, B. Gao, A V Yakovlev and F. Xia. Towards Asynchronous A-D Conversion, TR. no. 615, Department of Computing Science, University of Newcastle upon Tyne, 1997.
38. A. Kondratyev, J. Cortadella, M. Kishinevsky, L. Lavagno, A. Taubin and A. Yakovlev. Identifying State Coding Conflicts in Asynchronous System Specifications Using Petri Net Unfoldings, TR. no. 614, Department of Computing Science, University of Newcastle upon Tyne, 1997.
39. L. Lloyd, K. Heron, A.M. Koelmans and A. Yakovlev. Asynchronous Microprocessors: From High Level Model to FPGA Implementation, TR. no. 610, Department of Computing Science, University of Newcastle upon Tyne, 1997.
40. D J Kinniment, A V Yakovlev and B Gao. Metastable Behaviour in Arbiter Circuits, TR. no. 604, Department of Computing Science, University of Newcastle upon Tyne, December 1997.
41. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, E. Pastor, A. Taubin and A. Yakovlev. Decomposition and Technology Mapping of Speed-Independent Circuits Using Boolean Relations, Technical Report UPC-DAC-1997-20, May 1997.
42. L. Lloyd, A. Yakovlev and A.M. Koelmans. A 2-Phase Asynchronous Event Driven Buffer with Completion Decetion Signalling, TR. no. 573, Department of Computing Science, University of Newcastle upon Tyne,1997.
43. A. Semenov and A. Yakovlev. Contextual Net Unfolding and Asynchronous System Verification. TR. no. 572, Department of Computing Science, University of Newcastle upon Tyne, December 1997.
44. M. Kishinevsky, J. Cortadella, A.Kondratyev, L. Lavagno and A. Yakovlev. Technology mapping for speed-independent circuits. Technical Report 96-2-005, Department of Computer Hardware, The University of Aizu, December 1996.
45. M. Kishinevsky, J. Cortadella, A.Kondratyev, L. Lavagno and A. Yakovlev. Synthesis of General Petri nets. Technical Report 96-2-004, Department of Computer Hardware, The University of Aizu, November 1996.
46. M. Kishinevsky, J. Cortadella, A.Kondratyev, L. Lavagno, A.Taubin and A. Yakovlev. Place chart nets and their synthesis. Technical Report 96-2-003, Department of Computer Hardware, The University of Aizu, November 1996.
47. J. Cortadella, M. Kishinevsky, L. Lavagno and A. Yakovlev. Deriving Petri nets from finite transition systems. Universitat Politecnica de Catalunya, Tech. Rep. UPC-DAC-96-19, June 1996.
48. A. Semenov, A. Yakovlev, E. Pastor, M. Pena, J. Cortadella, and L. Lavagno Partial order approach to synthesis of speed-independent circuits. TR. no. 566, Department of Computing Science, University of Newcastle upon Tyne, October 1996.

49. A. Semenov, A. Yakovlev, E. Pastor, M. Pena, and J. Cortadella, Synthesis of Speed-independent circuits from STG-unfolding segment , TR. no. 565, Department of Computing Science, University of Newcastle upon Tyne, October 1996.
50. I. Mitrani, A. Yakovlev. Tree Arbiter with Nearest-Neighbour Scheduling. TR. no. 563, Department of Computing Science, University of Newcastle upon Tyne, October 1996.
51. C. Carrion and A. Yakovlev. Design and Evaluation of two Asynchronous Token Ring Adapters. TR. no. 562, Department of Computing Science, University of Newcastle upon Tyne, October 1996.
52. J. Cortadella, Kishinevsky, M., Kondratyev, A., Lavagno. L. and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous circuits, TR, Departament d'Arquitectura de Computadors, Universitat Politecnica de Catalunya, April 1996.
53. J. Cortadella, Kishinevsky, M., Kondratyev, A., Lavagno. L. and A. Yakovlev. Coupling technology mapping, logic optimization and state encoding for speed-independent circuits. TR UPC-DAC-96-13, Departament d'Arquitectura de Computadors, Universitat Politecnica de Catalunya, May 1996.
54. N. Starodoubtsev, A. Yakovlev and S. Petrov, Synthesis of asynchronous circuits in VHDL-based environment, TR. no. 540, Department of Computing Science, University of Newcastle upon Tyne, November 1995.
55. A. Semenov, A.M. Koelmans, L. Lloyd and A. Yakovlev, Designing an Asynchronous Processor using Petri Nets, TR. no. 539, Department of Computing Science, University of Newcastle upon Tyne, November 1995.
56. A.M. Koelmans, D.J. Kinniment, Y. Xu and A. Yakovlev, PNIF: An Interchange format for system specification with coloured Petri nets, TR. no. 538, Department of Computing Science, University of Newcastle upon Tyne, November 1995.
57. K.S. Low and A. Yakovlev, Token Ring Arbiters: an exercise in asynchronous logic design with Petri nets, TR. no. 537, Department of Computing Science, University of Newcastle upon Tyne, November 1995.
58. M. Pietkiewicz-Koutny and A. Yakovlev, Non-pure nets and their transition systems, TR. no. 528, Department of Computing Science, University of Newcastle upon Tyne, September 1995.
59. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, A region-based theory for state assignment in asynchronous circuits, Department of Computer Hardware, The University of Aizu, Technical Report 95-2-006, October 1995.
60. A. Yakovlev, Designing Control Logic for Counterflow Pipeline Processor Using Petri nets, TR. no. 522, Department of Computing Science, University of Newcastle upon Tyne, May 1995.
61. A. Semenov, A. Yakovlev and N. Anisimov. Specification and Verification of a Self-Timed Token Ring Protocol. TR. no. 516, Department of Computing Science, University of Newcastle upon Tyne, May 1995.
62. J. Cortadella, M. Kishinevsky, L. Lavagno and A. Yakovlev. Synthesizing Petri nets from state-based models, Universitat Politecnica de Catalunya, Tech. Rep. UPC-DAC-95-09, April 1995.

63. A. Yakovlev, A.M.Koelmans, A. Semenov and D.J.Kinniment, Modelling, Analysis and Synthesis of Asynchronous Control Circuits Using Petri Nets, TR. no. 514, Department of Computing Science, University of Newcastle upon Tyne, April 1995.
64. A. Semenov and A. Yakovlev. Combining partial orders and symbolic traversal for efficient verification of asynchronous circuits. TR Series No. 501, February 1994.
65. A. Kondratyev, M. Kishinevsky and A. Yakovlev. Monotonous cover transformations for speed-independent implementation of asynchronous circuits. Department of Computer Hardware, The University of Aizu, Technical Report 94-2-002, June 1994.
66. J. Cortadella, L. Lavagno, P. Vanbekbergen and A. Yakovlev. Designing Asynchronous Circuits from Behavioural Specifications with Internal Conflicts, Universitat Politecnica de Catalunya, UPC/DAC Technical Report No. RR 94/08.
67. A. Semenov and A. Yakovlev. Event-Based Framework for Verifying High-Level Models of Asynchronous Circuits, Department of Computing Science. TR Series No. 487, May 1994.
68. A. Yakovlev, M. Kishinevsky, A. Kondratyev and L. Lavagno. On the Models for Asynchronous Circuit Behaviour with OR Causality. Department of Computing Science. TR Series No. 463, Nov. 1993.
69. A. Yakovlev, A.M. Kolemans and L. Lavagno. High Level Modeling and Design of Asynchronous Interface Logic, Department of Computing Science. TR Series No. 460, Nov. 1993.
70. A. Yakovlev, A. Petrov and L. Lavagno. High Speed Asynchronous Arbiter. Department of Computing Science. TR Series No. 427, May 1993.
71. A.V.Yakovlev and A.I. Petrov, Symbolic Signal Transition Graphs and Asynchronous Circuit Design. Computing Lab. TR Series No.395, September 1992.
72. A.V. Yakovlev, L. Lavagno, and A. Sangiovanni-Vincentelli. A Unified Signal Transition Graph Model for Asynchronous Control Circuit Synthesis, Electronics Research Laboratory, U.C. at Berkeley, Techn. Memo. No. UCB/ERL M92/78, 20 July 1992.
73. A.V. Yakovlev. Synthesis of hazard-free asynchronous circuits from generalised signal-transition graphs. Computing Lab. TR Series No.377, April 1992.
74. A.V. Yakovlev. On limitations and extensions of signal transition graph model for designing asynchronous control circuits. Computing Lab. TR Series No.374, February 1992.
75. A.V. Yakovlev. A structural technique for fault-protection in asynchronous interfaces. Computing Lab. TR Series No.362, November 1991.
76. A.M. Koelmans, A.V. Yakovlev and D.J. Kinniment. System-level Design Based on Transformational Synthesis: Problems and Options, University of Newcastle upon Tyne, Computing Laboratory TR Series No. 371, January 1992.
77. A.V. Yakovlev. Analysing concurrent systems through lattices, The Polytechnic of Wales Computer Studies TR CS-91-9, 1991.

78. A.V. Yakovlev. Relation-based approach to analysing semantics of asynchronous hardware specifications, University of Newcastle upon Tyne Computing Laboratory, Tech. Report Series, No. 286, Nov. 1989.
79. A. Yakovlev. Concurrency models for designing interface logic in distributed systems, University of Newcastle upon Tyne, Computing Laboratory, Tech. Report Series, No. 285, Nov. 1989.

Other Edited Conference Proceedings:

1. J. Cortadella and A. Yakovlev, Proc. Workshop on Token Based Computing (ToBaCo2004), satellite to 25th Int. Conf. on Appl. and Theory of Petri nets, Bologna, Italy, 22 June 2004.
2. A. Yakovlev and L. Lavagno (Eds.) Proceedings of the ICATPN'99 Workshop on Hardware Design and Petri Nets (HWPN'99), June 21, 1999, Williamsburg.
3. A. Yakovlev (Ed.) Proc. of the Special Interest Workshop on Exploitation of STG-based Design Technology, St. Petersburg, 6-7 July 1998.
4. A. Yakovlev and L. Gomes (Eds.) Proceedings of the ICATPN'98 Workshop on Hardware Design and Petri Nets (HWPN'98), June 23, 1998, Lisbon.
5. S. Furber and A. Yakovlev (Eds.) Proc. 2nd UK Asynchronous Forum, Department of Computing Science, University of Newcastle upon Tyne, July 1997.
6. M.B. Josephs and A. Yakovlev (Eds.) Handouts of the Third ACiD-WG Workshop Newcastle upon Tyne, January 18-19, 1999 Technical Report Series no. 670, Computing Science, University of Newcastle upon Tyne, April 1999.

Patents:

1. Tools and Methods for Selection of Relative Timing Constraints in Asynchronous Circuits, and Asynchronous Circuits Made Thereby, V Khomenko, D. Sokolov, and A. Yakovlev, US patent 10,839,126 B1, November 17, 2020, Application US16/382,938.
2. Asynchronous circuit, D. Sokolov, V. Khomenko and A. Yakovlev, US patent 10,581,435 B1, March 3, 2020, Application US16/353,023. https://patentimages.storage.googleapis.com/85/03/cb/3bb73bc18c1a9d/US10581435.pdf
3. Apparatus and method for voltage sensing, A Yakovlev, R. Ramezani and T. Mak, US patent 9,121,871, September 1, 2015, Application US 13/638,330.
4. Apparatus and method for voltage sensing, A Yakovlev, R. Ramezani and T. Mak, Newcastle University, GB Patent Number 2479156, 30 March 2010; European Patent EP 2553819 A1, 6 February 2013 Application No. EP20110705684.
5. Asynchronous serial register, V.B. Marakhovsky, V.I. Varshavsky, M.A. Kishinevsky, B.S. Tsirlin, L.Ya. Rosenblum, Yu.V. Mamrukov, A.V. Yakovlev, USSR Patent 1136216, Bulletin of Inventions, 1985, No. 3.

6. A device for interfacing a receiver with a data bus, V.I. Varshavsky, V.B. Marakhovsky, O.V. Maevsky,L.Ya. Rosenblum, V.I. Timokhin, A.V. Yakovlev, USSR Patent 1241248, Bulletin of Inventions, 1986, No. 24.
7. A device for synchronising modules of a computer system, L.Ya. Rosenblum, O.A. Fedorova, I.V. Yatsenko, A.V. Yakovlev, USSR Patent 1442985, Bulletin of Inventions, 1988, No. 45.

Publications in Russian:

Over 40 papers in Russian, among which journal articles, conference papers, articles in special collections, technical reports.

Translated Books (from Russian):

1. Concurrent Hardware. The Theory and Practice of Self-Timed Design (by M. Kishinevsky et al.), J. Wiley and Sons, 1993. 368pp, ISBN:0-471-93536-0.
2. Self-Timed Control of Concurrent Processes (by V. Varshavsky et al.), Kluwer Academic Publishers, 1990, ISBN:0792305256

Contribution to Standards Specification:

IEEE Standard Backplane Bus Specification for Multiprocessor Architectures: FUTUREBUS, ANSI/IEEE Std 896.1-1987.

Reviews published in ACM Computing Reviews:

Vol.28 (1987) No. 8705-0385, 8709-0759
Vol.29 (1988) No. 8805-0302, 8808-0559, 8811-0848
Vol.30 (1989) No. 8905-0302, 8907-0419, 8910-0726
Vol.31 (1990) No. 9002-0109, 9010-0772
Vol.32 (1991) No. 9104-0261
Vol.33 (1992) No. 9208-0580, 9209-0693, 9211-0880
Vol.34 (1993) No. 9305-0310, 9310-0775, 9312-0927
Vol.35 (1994) No. 9407-0389, 9410-0670

More than 200 short reviews (in Russian) in Soviet Review Journal "Computing Sciences"