

Petrify: Method and Tool for Synthesis of Asynchronous Controllers and Interfaces


Jordi Cortadella (UPC, Barcelona, Spain),
Mike Kishinevsky (Intel Strategic CAD Labs, Oregon),
Alex Kondratyev (Berkeley Cadence Research Labs, CA),
Luciano Lavagno (Politecnico di Torino, Italy),
Alex Yakovlev (University of Newcastle, UK)

1

ASYNC2003 - Tutorial on Petrify Method and Tool

2


Design flow



ASYNC2003 - Tutorial on Petrify Method and Tool

3



Signal Transition Graph (STG)





ASYNC2003 - Tutorial on Petrify Method and Tool

4

Token flow



State graph




Next-state functions

$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$

$$z = x + \bar{y} \cdot z$$




Gate netlist


$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$

$$z = x + \bar{y} \cdot z$$




Design flow



ASYNC2003 - Tutorial on Petrifly Method and Tool

9


VME bus



ASYNC2003 - Tutorial on Petrifly Method and Tool

10


STG for the READ cycle



ASYNC2003 - Tutorial on Petrifly Method and Tool

11


Choice: Read and Write cycles



ASYNC2003 - Tutorial on Petrifly Method and Tool

12


Choice: Read and Write cycles



ASYNC2003 - Tutorial on Petriify Method and Tool

13

Choice: Read and Write cycles



ASYNC2003 - Tutorial on Petriify Method and Tool

14

Circuit synthesis

- Goal:
 - Derive a hazard-free circuit under a given delay model and mode of operation

- Delay model
 - Unbounded gate / environment delays
 - Certain wire delays shorter than certain paths in the circuit
- Conditions for implementability:
 - Consistency
 - Complete State Coding
 - Persistency


ASYNC2003 - Tutorial on Petriify Method and Tool

15

ASYNC2003 - Tutorial on Petriify Method and Tool

16


Design flow



ASYNC2003 - Tutorial on Petrify Method and Tool

17


STG for the READ cycle



ASYNC2003 - Tutorial on Petrify Method and Tool

18


Binary encoding of signals



ASYNC2003 - Tutorial on Petrify Method and Tool

19


Binary encoding of signals



ASYNC2003 - Tutorial on Petrify Method and Tool

20


Excitation / Quiescent Regions



ASYNC2003 - Tutorial on Petrifly Method and Tool

21

Next-state function



ASYNC2003 - Tutorial on Petrifly Method and Tool

22


Karnaugh map for LDS

		LDS = 0				LDS = 1							
		D	LDTACK	DTACK	DSr	00	01	11	10	00	01	11	10
00	00	0	0	-	1	-	-	-	1	-	-	-	1
01	01	-	-	-	-	-	-	-	-	-	-	-	-
11	11	-	-	-	-	-	-	-	-	-	-	-	-
10	10	0	0	-	0	-	-	-	0/1?	-	-	-	0/1?

ASYNC2003 - Tutorial on Petrifly Method and Tool

23


Design flow



ASYNC2003 - Tutorial on Petrifly Method and Tool

24


Concurrency reduction



ASYNC2003 - Tutorial on Petrifly Method and Tool

25


Concurrency reduction



ASYNC2003 - Tutorial on Petrifly Method and Tool

26


State encoding conflicts



ASYNC2003 - Tutorial on Petrifly Method and Tool

27


Signal Insertion



ASYNC2003 - Tutorial on Petrifly Method and Tool

28

Design flow



Complex-gate implementation

$$LDS = D + \text{csc}$$

$$DTACK = D$$

$$D = LDTACK \cdot \text{csc}$$

$$\text{csc} = DS_r \cdot (\text{csc} + \overline{LDTACK})$$




Implementation conditions

- Consistency
 - Rising and falling transitions of each signal alternate in any trace
- Complete state coding (CSC)
 - Next-state functions correctly defined
- Persistency
 - No event can be disabled by another event (unless they are both inputs)

Implementation conditions

- Consistency + CSC + persistency
-
- There exists a speed-independent circuit that implements the behavior of the STG
 - (under the assumption that any Boolean function can be implemented with one complex gate)

Persistency




Speed independence \Rightarrow glitch-free output behavior under any delay

ASYNC2003 - Tutorial on Petriy Method and Tool

33



	ab cd	00	01	11	10
00		0	0	0	0
01		0			1
11		1	1	1	1
10		1			




	ab cd	00	01	11	10
00		0	0	0	0
01		0			1
11		1	1	1	1
10		1			

$$d = ad + \bar{a}c$$

Complex gate




Implementation with C elements





$\bullet \bullet \bullet \rightarrow S+ \rightarrow z+ \rightarrow S- \rightarrow R+ \rightarrow z- \rightarrow R- \rightarrow \bullet \bullet \bullet$

- S (set) and R (reset) must be mutually exclusive
- S must cover $ER(z+)$ and must not intersect $ER(z-) \cup QR(z-)$
- R must cover $ER(z-)$ and must not intersect $ER(z+) \cup QR(z+)$

but ...





ab	00	01	11	10
cd	0	0	0	0
	0			1
	1	1	1	1
		1		




Assume that $R=\bar{a}\bar{c}$ has an unbounded delay
Starting from state 0000 ($R=1$ and $S=0$):


a+ ; R- ; b+ ; a- ; c+ ; S+ ; d+ ;
↑
R+ disabled (potential glitch)







	ab	00	01	11	10
cd	00	0	0	0	0
	00	0			1
	01	1	1	1	1
	11	1			
	10	1			



Monotonic covers



C-based implementations




generalized C elements (gC)

ASYNC2003 - Tutorial on Petrifly Method and Tool


42

Speed-independent implementations

- Implementation conditions
 - Consistency
 - Complete state coding
 - Persistency
- Circuit architectures
 - Complex (hazard-free) gates
 - C elements with monotonic covers
 - ...



Synthesis exercise



Derive circuits for signals x and z (complex gates and monotonic covers)

ASYNC2003 - Tutorial on Petrifly Method and Tool


43

ASYNC2003 - Tutorial on Petrifly Method and Tool

44

Synthesis exercise


yz wx	00	01	11	10
00	1	1	-	0
01	1	1	-	0
11	0	0	-	0
10	1	1	-	0



Signal x

Synthesis exercise

yz wx	00	01	11	10
00	0	0	-	0
01	0	0	-	0
11	1	1	-	1
10	0	1	-	0




Signal z

A simple filter: specification

```
y := 0;
loop
  x := READ (IN);
  WRITE (OUT, (x+y)/2);
  y := x;
end loop
```




A simple filter: block diagram



- x and y are level-sensitive latches (transparent when $R=1$)
- $+$ is a bundled-data adder (matched delay between R_a and A_a)
- R_{in} indicates the validity of IN
- After $A_{in}+$ the environment is allowed to change IN
- (R_{out}, A_{out}) control a level-sensitive latch at the output


A simple filter: control spec.



ASYNC2003 - Tutorial on Petrifly Method and Tool

49


A simple filter: control impl.



ASYNC2003 - Tutorial on Petrifly Method and Tool

50

Control: observable behavior



ASYNC2003 - Tutorial on Petrifly Method and Tool


51

Following slides borrowed from Ran Ginosar, Technion (VLSI Architectures course) with thanks

ASYNC2003 - Tutorial on Petrifly Method and Tool

52

Generalized C Element



From Ran Ginosar's course

ASYNC2003 - Tutorial on Petrifly Method and Tool

53

STG Rules

- Any STG:
 - Input free-choice—Only inputs may control the choice)
 - Bounded—Maximum k (given bound) token per place
 - Liveness—every signal transition can be activated
- STG for Speed Independent circuits:
 - Consistent state assignment—Signals strictly alternate between + and –
 - Persistency—Excited non-input signals must fire, namely they cannot be disabled by another transition
- Synthesizable STG:
 - Complete state coding—Different markings must represent different states

ASYNC2003 - Tutorial on Petrifly Method and Tool

54

1-Bounded (Safety)


- We use the following circuit to explain STG rules:



ASYNC2003 - Tutorial on Petrifly Method and Tool

55

- STG is *safe* if no place or arc can ever contain more than one token
- Often caused by one-sided dependency



STG is not safe:

If left cycle goes fast and right cycle lags, then arc $ack+ \rightarrow REQ+$ accumulates tokens.
($REQ+$ depends on both $ack+$ and $ACK-$)


Possible solution: stop left cycle by right cycle

ASYNC2003 - Tutorial on Petrifly Method and Tool

56

Liveness


- STG is *live* if from every reachable marking, every transition can eventually be fired



- The STG is not live:
 - Transitions `reset`, `reset_ok` cannot be repeated.
- But non-liveness is useful for initialization


Consistent state assignment

- The following subgraph of STG makes no sense:



Persistency

- STG is *persistent* if for all non-input transitions once enabled the transition cannot be disabled by another transitions. Non-persistency may be caused by arbitration or dynamic conflict relations – STG must have places





STG is not persistent:

there is a place between `req+` and `ack+` in which a token is needed in order to fire `REQ+`. So there is some sort of nondeterminism – either `REQ+` manages to fire before `ack+` or not. Possible solution: introduce proper dependence of the left cycle on the right one (e.g., an arc from `req+` to `REQ+`, and from `REQ+` to `ack+`)

Complete State Coding


- STG has a *complete state coding* if no two different markings have identical values for all signals.

`req,ack,REQ,ACK:`



Complete State Coding

- Possible solution: Add an internal state variable




ASYNC2003 - Tutorial on Petrifly Method and Tool

61

A faster STG?

- Does it need an extra variable?



ASYNC2003 - Tutorial on Petrifly Method and Tool

62

STG specification in .astg format


```

.model simple_buffer
.inputs r A
.outputs a R
.graph
# left handshake (r,a)
r+ a+
a+ r-
r- a-
a- r+
# right handshake (R,A)
R+ A+
A+ R-
R- A-
A- R+
# interaction between handshakes
r+ R+
A+ a-
.a.marking{<a-,r+><A-,R+>}
.end
  
```

ASYNC2003 - Tutorial on Petrifly Method and Tool

63

Drawn by draw_astg




ASYNC2003 - Tutorial on Petrifly Method and Tool

64

The SG


req,ack,REQ,ACK:



65

The SG


req,ack,REQ,ACK:




CSC-conflict states are highlighted

66


Drawn by write_sg & draw_astg



Extra states inserted by petrify



Rearranged STG




Initial Internal State: $c_0=c_1=c_2=1$

ASYNC2003 - Tutorial on Petrifly Method and Tool

69

The new State Graph...



70

The Synthesized Complex Gates Circuit

```

INORDER = r A a R csc0 csc1 csc2;
OUTORDER = [a] [R] [csc0] [csc1] [csc2];
[a] = a (csc2 + csc0) + csc1';
[R] = csc2 (csc0 (a + r) + R);
[csc0] = csc0 (csc1' + a') + R' csc2;
[csc1] = r' (csc0 + csc1);
[csc2] = A' (csc0' (csc1' + a') + csc2);
  
```

ASYNC2003 - Tutorial on Petrifly Method and Tool

71

Technology Mapping

```

INORDER = r A a R csc0 csc1 csc2;
OUTORDER = [a] [R] [csc0] [csc1] [csc2];
[0] = R';                                     # gate inv:      combinational
[1] = [0]' A' + csc2';                      # gate oai12:   combinational
[a] = a csc0' + [1];                         # gate sr_nor:  asynch
[3] = csc1';                                 # gate inv:      combinational
[4] = csc0' csc2' [3]';                      # gate nor3:    combinational
[5] = [4]' (csc1' + R');                     # gate aoi12:   combinational
[R] = [5]';                                   # gate inv:      combinational
[7] = (csc2' + a') (csc0' + A');            # gate aoi22:   combinational
[8] = csc0';                                 # gate inv:      combinational
[csc0] = [8]' csc1' + [7]';                  # gate oai12:   combinational
[csc1] = A' (csc0 + csc1);                  # gate rs_nor:  asynch
[11] = R';                                    # gate inv:      combinational
[12] = csc0' ([11]' + csc1');                # gate aoi12:   combinational
[csc2] = [12] (r' + csc2) + r' csc2;        # gate c_element1:asynch
  
```

ASYNC2003 - Tutorial on Petrifly Method and Tool


72

The Synthesized Gen-C Circuit

```

INORDER = r A a R csc0 csc1 csc2;
OUTORDER = [a] [R] [csc0] [csc1] [csc2];
[0] = csc0' csc1 (R' + A);
[1] = csc0 csc2 (a + r);
[2] = csc2' A;
[R] = R [2]' + [1];           # mappable onto gC
[4] = a csc1 csc2';          # mappable onto gC
[csc0] = csc0 [4]' + csc2;   # mappable onto gC
[6] = r' csc0;
[csc1] = csc1 r' + [6];      # mappable onto gC
[8] = A' csc0' (csc1' + a'); # mappable onto gC
[csc2] = csc2 R' + [8];      # mappable onto gC
[a] = a [0]' + csc1';       # mappable onto gC

```



Petrify

- Unix (Linux) command line tool
- **petrify -h** for help (flags etc.)
- **petrify -cg** for complex gates
- **petrify -gc** for generalized C-elements
- **petrify -tm** for tech mapping
- **draw_astg** to draw
- **write_sg** to create state graphs
- Documented on line, including tutorial

References

- See the attached Practical Exercise manual for various design examples using Petrify commands
- Additional references:
 - Petrify and all documentation can be downloaded from: <http://www.lsi.upc.es/~jordic/petrify/petrify.html>
 - J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, Logic Synthesis of Asynchronous Controllers and Interfaces, Springer, Berlin, 2002, ISBN3-540-43152-7