




Design For Low Power holistic						
	Constant Throughput/Latency		Variable Throughput/Latency			
	Design Time	Non-Active	Modules	Run Time		
Dynamic & Short Circuit	Logic Re-Structuring, Logic 5: Xig Reduced V _{DD} Multi-V _{DD}	Cioc	ating	Dynamic or Adaptive Fr 2445X & Voltage Scaling		
Leakage		Sleep Tra		2X-10X		
			Source	z: J. Rabaey, UCB 2005		


2





3





Circuit Designer Choices (1)					
Battery ⊟ Supply	 Determine from T0 the required power consumption P0. Design the circuit for constant P0 consumption → constant V0 supply → constant f0 performance (or apply DVS and DVFS to maximise battery life) 				
Energy-Harvester Supply	 Design the circuit for constant Pmin consumption → constant Vmin supply → constant fmin performance.				
	 Track available power Paverage → change circuit consumption/performance in real-time → faverage > fmin. 				
	9				

