



Power Adaptive Computing

Alex Yakovlev, School of EECE, Newcastle University

Power Management Technologies Meeting, NPL 27 May 2010





Outline

- Motivation
 - Energy proportional computing
 - Designing systems for harvested energy supplies
- · Power-adaptive computing: design aspects
- Potential for asynchronous (self-timed) logic:
 - Robustness
 - Energy-efficiency
- · Power adaptive research in Holistic project
 - Speed-independent SRAM
 - Power Sensor and Charge to Code Conversion
 - Run-time power modulation using dynamic scheduling
- Conclusion





Messages from ITRS

- Non-ideal device and supply/threshold voltage scaling leads to:
 - Leakage,
 - Power management and delivery
- We're entering the 2D world of progress: "More More" (scaling factor) and "More than Moore" (functional diversification) – so scaling is not everything to battle against!
- The "More than Moore" increasingly includes non-digital aspects – RF comms, power control, passive components, sensors, actuators etc.
- Design innovations (hardware and software) will help to reduce the design costs by 50-60 times and will have increasing impact in this 2D progress

2








Design For Low Power


	Constant Throughput/Latency		Variable Throughput/Latency	
	Design Time	Non-Active Modules		Run Time
Dynamic & Short Circuit	Logic Re-Structuring, Logic 5 X 19 Reduced V _{DD} Multi-V _{DD}	Cloc 2 Xeting		Dynamic or Adaptive Fr2u5 X & Voltage Scaling
Leakage	2X t 10X	Sleep Tra	nsistors 000X	2X-10X


Source: J. Rabaey, UCB 2005















To maximise a circuit's power utilization of a variable power output source:

• increase voltage supply of the circuit to the maximum possible value (variable voltage).

• switch on/off parts of the circuit (constant voltage).


Real-time




- For both cases special controller circuits have to be developed.
- \bullet For the first case (variable voltage) self-timed circuits have an advantage \to no additional circuit required to change the operating frequency.

AC supplied self-timed circuits have been demonstrated in practice.

For every power supply cycle: wake up the circuit, perform computation and shut down the circuit – hence, power-on reset needed.










Power-Adaptive System Design


- Adaptation levels:
 - Cell and component level
 - Resilience to Vdd variations (e.g. robust synchronisation, self-timed logic and completion detection)
 - Leakage control mechanisms (e.g. body biasing)
 - Circuit level (clock/power gating, DVF scaling)
 - System level (power sensing and control of power supply and consumption chains)
 - Optimal control of Vdd for minimum energy per operation
 - Control of computation load to fit the power profile or optimise for average power


Asynchronous (self-timed) design principles improve effectiveness and efficiency of both sensing and control in adaptation process


13


Robust Synchronizer (adapting holistic performance to Vdd changes) Vdd This circuit turns on extra power when in meta-stable state and turns off after that **Further** improvement, to enable work at subthreshold Vdd. can be made via body biasing of all Source: J. Zhou et al, main transistors Newcastle, 2007













Focus of our research in Holistic Project




- Component level characterisation and design:
 - Inverter chain, ring oscillators, counters, arithmetic, SRAM, DRAM cells
 - Design of self-timed (sub-threshold) logic
- Power control methods:
 - New power gating techniques to reduce leakage in computational load for lower frequency range
- Power-adaptive system design:
 - Supply and consumption modelling and control
 - Power Sensing
- System-level power management:
 - Statistical modelling and analysis

Delay Mismatch in existing asynchronous (bundled delay) SRAMs




Mismatch between delay lines and SRAM memories when reducing Vdd





For example, under 1V Vdd, the delay of SRAM reading is equal to 50 inverters and under 190mV, the delay is equal to 158 inverters


- The problem has been well known so far
- Existing solutions:
 - Different delay lines in different range of Vdd
 - Duplicating a column of SRAM to be a delay line to bundle the whole SRAM
- · The solutions require:
 - voltage references
 - DC-DC adaptor
- Completion detection needed?!

Newcastle University SRAM: Speed Independent Solution holistic Data The SI controller uses completion detection in SRAM and handshake Memory Dn WE protocols to manage pre-charge, WL and WE in the SRAM banks Can work smoothly under variable Vdd. Precharge For example, the WL first writing works in low Vdd, it takes long time, and the second RReq writing works in RAck high Vdd, works Data faster. Data bar











Run-time power modulation by dynamic scheduling methods




Objectives


Modulate the power consumption of a system which is constrained by real-time power supply, e.g. in an energy-harvesting-system (EHS), by tuning the concurrency degree of the system by dynamic scheduling methods, such that the power consumption of the system will satisfy the power supply bounds, and at the same time, achieve certain optimality in performance (e.g., its execution latency).

Rationale for power modulation

Adjusting the concurrency degree of a system by tuning of the active capacitance for charge/discharge, according to the dynamic power consumption formula $P=\alpha C f V$

- · Effects on power consumption compared with other methods
- cf: voltage scaling (quadratic on adjusting power), frequency scaling (clock cycling) etc.








Scheduling decision graph (SDG), transformation methods, and scheduling policies



- A SDG is a triplet (V, E, F) where
 - V is the vertex set, and each vertex is a state when scheduling the DFG and is labeled by the operation set ready for scheduling at that state.
 - E is the edge set, and each edge represents a *schedule step* at a state. A step is labeled with triple elements: the operations scheduled in the step, its length (in terms of clock cycles devoted to executing the step), and the associated power.
 - ${\sf F}$ is the flow relation specifying how a state enables a scheduling step.
- A schedule corresponds to a path from the initial state to the Null state.
- Algorithms exist for both complete and truncated transformation from DFG to SDG.
- Scheduling policies for a truncated transformation for now consider the following two constraints:
 - Concurrency degree for an operation type how many operations belonging to that type can be scheduled during a step.
 - 2) Combination of the operations belonging to a certain type.





Conclusions



- Energy-harvesting changes the dynamic balance between supply and consumption – supply add operational constraints in real-time
- Adaptation to power changes should be at all levels of abstraction, from logic cells to systems
- Asynchronous (self-timed) techniques support more effective adaptation to Vdd changes via natural temporal robustness; they also offer better energy proportionality
- Good energy characterisation of loads (logic, memory, i/o, RF) is essential for high-quality adaptation
- More theory, models and algorithms are needed for handling the problem of power-adaptation in run-time (work also started at Newcastle on computation models with energy tokens)





Acknowledgements

Members of "Microelectronics Systems Design" research group at Newcastle: Panagiotis Asimakopoulos, Alex Bystrov, Terrence Mak, David Kinniment, Andrey Mokhov, Delong Shang, Danil Sokolov, Fei Xia, Reza Ramezani, Zhou Yu, Abdullah Baz, Xuefu Zhang, involved in the Power-Adaptive Computing research

EPSRC funding (EP/G066728) – Project "Next Generation Energy-Harvesting Electronics: A Holistic Approach", involving Universities of Southampton, Bristol, Newcastle and Imperial College (see Paul Mitcheson talk later today)