Theory and Practice of Using Models of Concurrency in Hardware Design

by Alexandre Yakovlev,
Professor of Computing Systems Design

School of Electrical, Electronic and Computer Engineering
University of Newcastle upon Tyne, NE1 7RU

Thesis submitted for the degree of Doctor of Science in Engineering

August 2005
# Table of Contents

Abstract ..............................................................................................................................3  
Statement of Originality and Contribution .................................................................5  
Acknowledgements .....................................................................................................6  
Summary of Contributions in Submitted Portfolio ......................................................8  
Introduction ..................................................................................................................8  
1. Formal Models of Asynchronous Behaviour ..........................................................9  
   1.1 Signal Transition Graphs .................................................................................9  
   1.2 OR-causality and Causal Logic Nets ............................................................9  
   1.3 Models with Relative Timing ......................................................................10  
2. Asynchronous Circuit Design: Methods, Case Studies ............................................10  
   2.1 Use of theory of regions in design ...............................................................10  
   2.2 Design of interfaces using Protocol Machine .............................................11  
   2.3 Demonstrator Chips ....................................................................................11  
3. Asynchronous Circuit Synthesis ............................................................................11  
   3.1 Petri net based synthesis methodology .......................................................11  
   3.2 Synthesis methods and algorithms .............................................................11  
   3.3 Synthesis from Hardware Description Languages ......................................12  
   3.4 Asynchronous behaviour visualisation and interactive synthesis ..............12  
   3.5 Synthesis tools ...........................................................................................13  
4. Asynchronous Circuit Verification and Analysis .....................................................13  
5. Heterogeneous systems and asynchronous communications ..............................14  
   6.1 Metastability ...............................................................................................15  
   6.2 Synchronisers .............................................................................................15  
   6.3 Arbiters .......................................................................................................15  
   6.4 Analogue to Digital and Time to Digital Converters (Time Measurement) ....16  
   7.1 Fault-tolerance ............................................................................................16  
   7.2 Asynchronous Circuit Testing ....................................................................17  
   7.3 Secure Circuit Design and Power-Balancing Techniques .........................18  
8. Future work ..........................................................................................................18  
Portfolio of works submitted for Doctor of Science in Engineering .......................20  
Group I (Primary contributions): .............................................................................20  
Group II (Supporting contributions): .......................................................................22
Abstract

This collection of publications presents the main research carried out by its author in the last twenty years (1985-present) in the area of modelling, analysis, synthesis and design of digital systems using formal models of concurrency. This research has been primarily focused on asynchronous or self-timed (without global clock) circuits and on Petri nets as the major model of their behaviour. The reason for using Petri nets and their interpretations has been mainly due to the fact that the behaviour of self-timed circuits is usually massively concurrent.

Self-timed circuits and the principles of their design will play an increasing role in future microelectronics systems, as predicted by the recent International Technology Roadmaps in Semiconductors (ITRS 2003 and 2005). The practical advantages of self-timing lie in saving power and reducing heat dissipation, achieving more robust synchronisation and allowing design reuse for complex heterogeneous systems, with hundreds of timing regions on a single chip. Additionally, self-timing offers ways of computing in hardware in a way that balances switching energy and electromagnetic emission, which is beneficial for high security and mixed signal (e.g. RF) applications. It has been for long time recognised that the main obstacle on the way towards wider exploitation of self-timed design principles in engineering practice is the absence of a practical and user-friendly methodology and tools for designing self-timed circuits, as their manual design is prohibitively complex due to the inherent high degree of concurrency in their behaviour. Their behaviour is governed by causal relationships and partial order of events rather than by the total order formed by clock pulses as in synchronous circuits. Petri nets naturally offer such an ability to cope with concurrency at the behavioural level because they capture causality and choice in their structure, thereby often reducing complexity of the analysis of the model to polynomial to the size of the net. Moreover, Petri nets have a solid theoretical foundation in terms of formal properties and semantics of concurrent systems, with a rich amount of knowledge and expertise accumulated in the last forty years. They appear to be an ideal candidate for an intermediate representation for specifications of asynchronous systems, between standard (front-end) hardware description languages and gate-level circuit representations. As such Petri nets may act as a formal semantic kernel for a new asynchronous design flow, and in this role be similar to the finite state machines being the core of synthesis methods for synchronous circuits.

The main result of this research is therefore the Petri net based methodology of designing asynchronous control circuits. This result could not have been achieved without performing investigations in the following closely related areas:


(2) **Asynchronous Circuit Design (including Design using Petri nets)**: Case studies involving designs of processors, bus and ring interfaces, counterflow pipeline, duplex communication channel, arbiters, asynchronous communication mechanisms.
(3) Asynchronous Logic Synthesis, Design Flow and Tool Support: Methods for complete state encoding, logic decomposition and technology mapping, direct translation of Petri nets to circuits, synthesis based on Petri nets unfoldings, visualisation and interactive synthesis, development of algorithms for synthesis, analysis and visualisation tools, conceptual models of design flows based on Petri nets and HDLs such as VHDL and Verilog.

(4) Asynchronous Circuit Analysis and Verification: Algorithms for Petri net and STG unfolding, Analysis of nets with read arcs (e.g. circuit Petri nets) using unfoldings, verification of circuits using unfoldings and combinations with symbolic traversals, Analysis of Performance of Asynchronous Circuits.

(5) Asynchronous Communication Mechanisms (ACMs): developments of protocols and models for wait-free communication mechanisms for application in real-time computational networks and systems-on-chip, synthesis and hardware implementation of ACMs, evaluation and testing of ACMs, application of ACMs in building control systems.

(6) Metastability, Synchronisers, Arbiters: Models of metastable behaviour, analysis and design of synchronisers and arbiters, multiway and priority arbiters, Asynchronous A/D converters, Time measurement circuits, Time to code converters and time amplifiers

Statement of Originality and Contribution

Neither this material as a whole nor any part of it has been previously submitted for a degree in this or any other university. Although initial foundation for this research was laid while I worked towards my PhD, obtained in 1982 from St. Petersburg Electrotechnical University (formerly Leningrad Electrical Engineering Institute, also known as LETI), all the listed work was written up and published after 1984, the year when I first arrived in Newcastle as a post-doctoral fellow through the British Council’s exchange programme with the USSR Higher Education Ministry.

In 1985 I returned back to St. Petersburg, to continue my work as a lecturer gaining further experience from research contracts with industry (design of onboard computer systems for aircraft) and USSR Academy of Sciences (analytical instrumentation) and collaboration with fellow researchers working in the areas of asynchronous systems, design automation, fault-tolerance, parallel computation and artificial intelligence.

In 1991 I was appointed as a lecturer at Newcastle University, and carried out my research firstly and largely alone, and then to an increasingly greater extent in collaboration with my colleagues from Newcastle and abroad (particularly, Turin, Barcelona, Aizu (Japan), Intel (USA)). I had always believed that fruitful exchanges between colleagues with varied skills significantly improve the value of research in electronic system design. For example, without close collaboration with colleagues working in the area of synthesis of asynchronous circuits, it would not have been possible to produce a range of software tools for asynchronous design, particularly methods and software underlying the Petrify tool, which gained an award of a Finalist in the 2002 Descartes Prize competition in Europe.

While I can attest to having played a significant role in the papers listed, and have indicated my share of the work, I must stress that I fully recognise the roles played by my colleagues with whom I collaborated over nearly twenty years. For the majority of work listed (particularly in Group I), I was the catalyst, identifying the problem and guiding the investigation. The postdoctoral and postgraduate research assistants working directly with me were under my direct supervision throughout the study. Where the programmes included other staff members or colleagues from institutions abroad, the research assistants were jointly supervised.
Acknowledgements

My PhD thesis supervisor at St. Petersburg Electrotechnical University (SPETU) Victor Varshavsky introduced me to research in asynchronous systems and circuits in the early 80s. Leonid Rosenblum was my other teacher who introduced me to the world of concurrency models such as Petri nets. Vyacheslav Marakhovsky taught me how to design robust and efficient digital circuits without clock. Without initial start-up from these three people I would not have been in position to have carried out my own research in the subsequent twenty years as reflected in the publications presented in this thesis.

I am indebted to David Kinniment and Brian Randell for the many ideas about circuits and systems design that I acquired during my stay in Newcastle as a post doc in 1984-85 and later in the 90s when I became a lecturer at the CS department. Our coffee-time discussions with David Kinniment about synchronization, arbiters, AD converters and many other subjects till present day give me enormous motivation and drive.

Albert Koelmans, Maciej Koutny and Gordon Russell are the great friends and colleagues who I have kept talking to about computer architecture, hardware description languages, concurrency, testing and fault-tolerance. It was Gordon who about two years ago suggested to me that I should go for a DSc.

I feel honoured to be associated with the following remarkable scientists, who have been colleagues and friends to me for years: J. Cortadella, A. Davies, M. Kishinevsky, A. Kondratyev, L. Lavagno, Yu. Mamrukov, I. Mitrani, O. Maevsky, A. Petrov, N. Starodoubtsev, Yu. Tatarinov, I. Yatsenko, A. Taubin, W. Vogler, and others.

I am very thankful to the young researchers, lecturers and graduate students I have worked with at Newcastle, F. Burns, A. Bystrov, I. Clark, V. Khomenko, L. Lloyd, A. Madalinski, A. Semenov, D. Shang, D. Sokolov, F. Xia, and many of my present research students, without whom this work would have not seen further progress.

My friends and colleagues at Computing Science and EECE schools at Newcastle have always been sources of education, inspiration and motivation for me.

Friends and colleagues from two academic communities, Asynchronous Systems Design and Petri Nets, as well as industrial collaborators from Intel, Atmel and MBDA have always been so helpful in providing motivation and critical feedback, as well as sharing problems, ideas and experiences.

Lastly but, perhaps, most importantly, I am immensely grateful to all my family. My father Vladimir Yakovlev, now Honorary Professor of Automation and Control at SPETU, has always been an example of a dedicated academic to me. When I was a little boy my father often took me to his Control Systems Labs in the SPETU courtyard on the Prof. Popov Street, where he worked with his research assistants on multi-channel controllers and non-linear pulse-sampled systems, and where I saw many interesting experimental devices and instruments. Throughout my career he has always had time to
offer me a good advice. My mother Irina, who taught electrical engineering in a technical college, introduced me into the magic of electromagnetism when I was about ten. My wife Maria, who also graduated from SPETU, and my son Greg, currently a research student in biochemistry at Cambridge, have always been patient with my long working hours and provided me with constant moral support and stability, so much needed for any intellectually challenging work.

Finally, most of my team’s research at Newcastle has been generously supported by EPSRC grants. The list of projects, which I have always been keen to be given an easy-to-remember acronym, includes:


Other helpful research support came from British Council (particularly for supporting collaboration with J. Cortadella at UPC, Spain), Royal Society, ESPRIT (particularly from ACiD-WG Working Group on Asynchronous Circuit Design), Nuffield Foundation, Leverhulme Trust, Acorn Networks and Newcastle University Research Committee.
Summary of Contributions in Submitted Portfolio

Introduction

Research on aperiodic automata, self-timed systems and implementation of concurrent processes in hardware was pioneered in Russia by the late Professor Victor Varshavsky, who was the author’s PhD advisor. Throughout the late 70s, 80s and early 90s Varshavsky led a research group at the Department of Computer Software at St Petersburg Electrotechnical University (formerly known as Leningrad Electrical Engineering Institute named after V.I. Ulyanov (Lenin)). This work provided a clear understanding of the principles of asynchronous communication and computation and the ways of their implementation in digital VLSI hardware.

The key idea behind these principles was based on concurrency and “soft timing” inherent in self-timed systems due to the use of local handshaking and signal acknowledgement. Handshakes helped computing engines to be liberated from the tyranny of global clocking and rigid time-stepping. The practical advantages of self-timing are in saving power and reducing heat dissipation, achieving more robust synchronisation and allowing design reuse for complex heterogeneous systems, and in offering the possibility to build systems with self-checking and self-recovery.

The results of V. Varshavsky's group's research laid a solid scientific foundation to a wide range of developments in microelectronics and computer engineering that took place in the 90's in the international arena. Industrial self-timed design examples from Philips, Intel, Sun Microsystems and other companies, including several start-ups working mainly in the area of asynchronous design, are rapidly mushrooming around the world in signal processing, mobile computing and embedded systems in general. They exploit those principles and circuit solutions, in the form of fully working asynchronous microprocessors and microcontrollers.

As semiconductor technology marches through the new era of Systems and Networks on Chips and faces the thrilling uncertainty of nanotechnology and quantum computing, the role and the future of systems with “soft” timing only seems brighter.

This thesis focuses on the research of the last twenty years and scientific results achieved by its author in using models of concurrency for designing self-timed systems.

Perhaps, the most notable of all these investigations has been the work on developing formal models of concurrent and asynchronous systems behaviour and a Petri net based methodology for designing asynchronous control circuits. This research, lying on the border between concurrent systems theory and digital circuit design, is sufficiently mature today and some of the achievements outlined in the following sections have reached the level of a monograph, many journal and conference papers, lecture notes and tutorials.
1. Formal Models of Asynchronous Behaviour

The purpose of formal modelling as seen in this research is at least twofold. Firstly, formal modelling is crucial for understanding the behaviour of asynchronous systems and circuits, without which it would not be possible to argue about their design, analysis and synthesis. Work prior to the investigations presented in this thesis focused mostly on developing representations for asynchronous systems within the finite state machine (predominantly Huffman’s) model. This approach lacked adequate notion of causality and concurrency, paradigms absolutely essential in reasoning about large systems without global clocks. Secondly, models provide foundation for developing methods, algorithms and, most importantly for practical application, software tools for the design automation of VLSI systems. The work on formal models produced new results about relationships between causal and state-based models, between speed-independence and delay-insensitivity, unified Petri nets and Change Diagrams, two main causal (event-oriented) models of asynchronous control circuits. This paved the way to work on synthesis and verification using causal models (Sections 3 and 4), leading to much more efficient algorithms than previously used state-based techniques. This research indicated the ways of modelling circuits with timing constraints avoiding explicit notions of timing regions, thereby escaping from another source of computational complexity in design.

1.1 Signal Transition Graphs

The key role in this research belongs to the model of Signal Graphs, which was introduced by Leonid Rosenblum and the author of the thesis in [1]. This model is better known today as Signal Transition Graphs or STGs (independently, a similar model was proposed at MIT by T.A. Chu in 1985). STGS are based on Petri nets whose transitions are interpreted as the rising and falling edges of binary signals. The model was investigated in more detail later in [2,3,23,24], which showed the restrictions and limitations of Chu’s model and presented a unified STG model, with proofs of its formal relationship with Labelled Transition Systems and lattices defined on Parikh vectors of transition firings. As a by product it has unified the links between Muller’s theory of speed-independent and semi-modular circuits with Udding’s notion of delay-insensitivity. This model has found wide-spread use and led to further investigations by many researchers and asynchronous designers around the world in the last fifteen years (monographs and papers in IEEE journals, and conferences such as ASYNC, ACSD, ICCD, ICCAD, DAC, EDAC, EDTC, DATE).

1.2 OR-causality and Causal Logic Nets

The concept of causality is a fundamental one in modelling asynchronous hardware behaviour. Particularly innovative has been the investigation of OR-causality, a concurrency paradigm implemented within the new Petri net extension called Causal Logic Nets [3]. Novel concepts of joint and disjoint OR-causality have been defined in this work. This work also studied the formal link between STGs and Change Diagrams,
proving that Change Diagrams are not a subclass of labelled Petri nets under observational equivalence. Reductions of the CLNs to Petri nets, Change diagrams, Inhibitor nets have been proven. The original “binary version” of the STG model has been extended to multi-valued or symbolic STGs [9]. This work has resulted in wider research in this area in the last few years (e.g., at University of Kaiserslautern). Work on OR causality has led to more recent development of the idea of early propagation or lenient evaluation in asynchronous logic circuits which has significant impact on performance of pipelines (work at University of Manchester and Carnegie-Melon University). Also in our recent work (2003-05) on secure hardware design at Newcastle understanding of OR-causality helps to solve the problems of information leakage due to early propagation in cryptographic hardware.

1.3 Models with Relative Timing

The original STG model [1] was defined for both untimed and timed cases, thus not only enabling the design of circuits with unbounded delays (pessimistic, speed-independent, case) but also circuits with timing constraints, allowing optimisation for speed and area at the cost of being more definitive about delays. The latter aspect has also led to a variety of investigations in the asynchronous community, including the concepts of “Lazy” Transition Systems and Relative Timing [42] that was actively used at Intel in developing instruction decoder RAPPID for Pentium 4.

2. Asynchronous Circuit Design: Methods, Case Studies

In order to prove the usefulness of formal methods, techniques and tools in practice, a number of asynchronous control circuits have been designed using Petri nets, STGs and related techniques. These design case studies include: interface logic and bus controllers [23,28,29,30,31,34], asynchronous pipeline token-ring interface [4,7], arbiters [18,19,60], A/D converters [62,63,64], micropipeline circuits and processors (e.g., Sproull's Counterflow pipeline) [4,5,32,33,35], ESPRIT ACiD-WG industrial design problems, e.g. loadable mod-N up/down counter and interrupt controller (cf. Materials of ACiD-WG workshop in Groningen, which can be obtained from the author).

2.1 Use of theory of regions in design

These designs have showed the power of formal techniques based on Petri nets. For example, in designing Counterflow pipeline controller [5], the crucial role belonged to the use of theory of regions [25], because regions are a way to decompose global state into local state and thereby extracting natural concurrency from the specification.
2.2 Design of interfaces using Protocol Machine

The research in designing control logic using Petri nets has also advanced the protocol-driven approach to designing interface controllers. The main idea of this approach is based on the use of a “protocol machine” (PM) as an initial specification of a protocol in systems built following the concept of communication-centric design. The PM is a ‘hypothetical’ automaton (possibly with concurrent actions) which is placed between the real communication entities, such as master(s) and slave(s), to constrain the possible actions of all entities in their communication. The PM technique has been first applied (manually, but in the future we consider its automation!) in designing controllers for the duplex communication channel [6]. This work also contributed to low latency design methods (see Section 3 about direct mapping techniques) is achieved in combining direct mapping of the control logic from the Petri net model and organising the push and pull handshakes with the data path in such a way that the control actions are maximally out of the critical path of the data channel [6].

2.3 Demonstrator Chips

A demonstrator chip, called HADIC, was designed at Newcastle in 1999-2000 and fabricated by EUROPRACTICE. The chip included samples of arbitration and asynchronous communication circuits. The HADIC chip was successfully tested and used in recent experiments [65,73]. More recently the author supervised design of other demonstrator chips in the area of secure circuits, synchronisers (see Sections 6 and 7)

3. Asynchronous Circuit Synthesis

3.1 Petri net based synthesis methodology

The Petri net based design methodology plays a key role in the synthesis of asynchronous control circuits [4,11,34]. The methodology has two stages. The first stage, Abstract Synthesis, uses labelled Petri nets and their composition. The second stage, Logic Synthesis, uses the refinement of the nets obtained by Abstract Synthesis into Signal Transition Graphs (STGs) and synthesis of hazard-free logic circuits from STGs.

3.2 Synthesis methods and algorithms

The last fifteen years have led to the development of a set of new methods and algorithms supporting the above-mentioned methodology, namely:

- methods for synthesis of speed-independent circuits directly from STGs, i.e. avoiding the full state space exploration, using lock (coupledness)
classes [31] (originally proposed in the author's PhD thesis in 1982) and using Petri net unfoldings and approximate boolean covers [10,43];

• method for synthesis of safe Petri nets with read arcs from transition systems and a method of solving the state encoding problem [11] in STG-based synthesis, both based on theory of regions in transition systems [5,25,58];

• method for the hazard-free implementation of speed-independent circuits, using simple gates [8] and monotonic cover conditions [39];

• method for decomposition and technology mapping of speed-independent circuits, using Boolean factorisation and binary relations [38,41];

• methods for asynchronous circuit optimisation (for speed and area factors), and constructing locally speed-independent (or with bounded delays) and globally delay-insensitive circuits, using various STG transformation techniques (under appropriate equivalence criteria) concurrency reduction and expansion, handshake expansion (see H. Saito, A. Kondratyev, J. Cortadella, L. Lavagno, T. Nanya and A. Yakovlev, Design of asynchronous controllers with delay insensitive interface, IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences, Vol. E85-A(12): 2577-2585, December 2002);

• method for circuit decomposition for implementation in negative (standard logic library) gates [47];

• method for synthesis of control logic from STGs using direct mapping based on separating control and interface logic [46,48,49];

3.3 Synthesis from Hardware Description Languages

To gain greater practicality in the automated synthesis of asynchronous circuits, and achieve their wider adoption, the concept of asynchronous design flow, based on the Hardware Description Language (HDL) front-end and use of Petri nets and STGs as intermediate (internal for the design tools) language has been developed [12]. The method uses labelled Petri nets for control logic and coloured Petri nets for data path. This approach has the advantage of being oriented on a non-expert (standard) designer [26]. The method also uses direct mapping of Petri nets to asynchronous control circuits, helping to achieve productivity and optimality of asynchronous designs. It was first presented in [4] and later advanced in [48,50].

3.4 Asynchronous behaviour visualisation and interactive synthesis

To assist wider use of asynchronous design, techniques and algorithms for the visualisation of asynchronous and concurrent behaviour have been developed. Although it has its independent value from the theoretical point of view (new forms of representing concurrency semantics in its partial order form), this research comes close with the above-mentioned work on automated synthesis and verification of asynchronous circuits, especially where such tasks are interactive and involve human designer. For that, the idea of separating concurrency and choice has been developed
and implemented in software (A. Bystrov, M. Koutny and A. Yakovlev. Visualization of partial order models in VLSI design flow, Proc. DATE'02, Paris, March 2002, IEEE CS Press, pp. 1089-1090). Subsequently, comprehensive methods for the visualisation of asynchronous circuit behaviour and resolution of state coding conflicts using conflict cores in the unfolding prefix have been developed [45]. These methods support the idea of interactive synthesis of low-latency control logic.

3.5 Synthesis tools

Many algorithms supporting this methodology have been implemented in software tools, particularly in Petrify [11,37], developed by Jordi Cortadella at the Polytechnic University of Catalonia. Most of the circuits mentioned in Section 2 have been designed using Petrify. Other tools, such as PUNT, PN2PD, Verisyn, OptiMist, ConRes, developed at Newcastle under the author’s direct supervision.

Monograph [11] presents the main synthesis flow from STGs. Furthermore, a large community of asynchronous system designers in the UK and abroad (e.g., the designers of the first industrial-strength asynchronous microprocessor Amulet at the University of Manchester, designers at Intel, Philips, Theseus Logic, AT&T to name but a few) are using STGs and Petrify for synthesis and analysis of their circuits.

4. Asynchronous Circuit Verification and Analysis

The first ideas for relation-based (not involving explicit state exploration) techniques for verification of concurrency models of asynchronous circuits were outlined in [13]. Further developments in the area of asynchronous circuit verification were based on the exploitation of partial order techniques, such as Petri net unfoldings and combinations of unfoldings with symbolic traversals [32,51].

New methods and algorithms for Petri net unfolding have been developed to improve the efficiency of the partial order analysis approach for k-bounded Petri nets and Petri nets with read arcs, using the techniques based on a (FIFO or LIFO) ordering of tokens in nonsafe places, representative sets of transitions [51], weak causality and contextual cycles [14].

These methods have been implemented in the above-mentioned PUNT tool. These techniques and tools have been successfully used in a number of applications such as verifying control logic for Amulet microprocessors and checking coherence of a four-slot asynchronous communication mechanism (cf. [55]).

More recent work has applied unfoldings and integer programming and SAT-solvers to complete state coding verification [43,44].

This research has also produced a number of practically useful asynchronous circuit analysis methods:
• method for performance analysis of asynchronous arbiters [54];
• method for estimating the worst-case execution time for CPU models using coloured nets [15,52]
• method for verifying design abstractions for concurrent specifications in Ada [53].

5. Heterogeneous systems and asynchronous communications

To help solve design problems in the current decade with Systems-on-Chip, which will have billions of transistors on a single die and thousands of timing domains, the idea of heterogenously timed networks (hets) has been proposed. The key components of a het are asynchronous communication mechanisms (ACMs), which act as buffers between potentially timing-independent motive powers, provided by computational blocks. This work has been carried out in collaboration with MBDA, a leading European company in real-time systems for missile control. A new taxonomy of ACMs has been proposed which involves automated synthesis of ACM protocols, and their hardware and software implementation [17,55,58]. The idea of exploiting wait-free communication at the hardware level offers a very promising advantage of creating harmony between the traditionally conflicting requirements of real-time and low-energy consumption. This may revolutionise the area of embedded systems design, with unlimited opportunities for miniaturisation and flexible operation [16]. Some applications of hets and ACMs to designing control systems have been investigated [56,57]. A 3-slot pool ACM was implemented on the above-mentioned HADIC chip.

6. Metastability, Synchronisers, Arbiters, A/D Converters and Time Measurement Hardware

Another way in the direction of SoCs has been investigated through studying metastability, synchronisation and arbitration, being the fundamental problems in digital design of systems with asynchronous interfaces. Without rigorous modelling and analysis of metastability, the full understanding of how synchronisers and arbiters operate and how they should be designed would not be possible. A closely related problem solved within this domain was the design of asynchronous A/D converters and time to digital converters.
This research was done in close collaboration with Professor David Kinniment, a pioneer and international authority in this field. SoCs of the future will have thousands of timing regions possibly controlled by local (free-running or stretchable) clocks. They will need reliable and fast synchronisers. Fully asynchronous circuits, operating without clock at all, also require time coordination circuits, called arbiters. The main contributions of the author were in the area of arbiter designs, whereas in studying the performance of synchronisers he was more in supporting role to D. Kinniment.

6.1 Metastability

Compact Petri net models of metastability in D-latches and transparent latches have been developed in [61]. The problem of metastability in A/D conversion has been studied in [62]. A long-standing problem of the existence of oscillatory anomaly in a three-way arbiter using a tri-flop made of CMOS NAND gates, as opposed to an interconnection of two-way mutual exclusion elements, has been solved in [69], where the conditions for oscillations have been analytically (using small-signal models) derived.

6.2 Synchronisers

The problem of deriving the time constant characteristic of a synchroniser, a key parameter which determines mean time between failures in systems with asynchronous signals and clocks, has been solved using the combination of analytical and simulation techniques in [65]. This work is now being progressed towards physical characterisation of synchronisers. Synchronisation between independently clocked regions in a high performance system is often subject to latencies of more than one clock cycle. It has been shown in [68] how the latency can be reduced significantly, typically to half the number of clock cycles required for high reliability, by speculating that a long synchronization time is not required.

6.3 Arbiters

One of the fundamental problems in designing asynchronous circuits has been whether it is possible to construct control circuits for STG specifications which are non-output persistent (i.e. with intentional conflict resolution). Finding a solution to this problem is important for automating the design of asynchronous arbiters. The key initial step in formalising this problem and a method (which is now only partially automated) for its solution was developed in [59]. It uses the idea of factorisation of arbiters from the STG for logic synthesis. This method has been used in many design examples listed in Section 2, such as Counterflow pipeline, token-ring arbiters, duplex communication channel.
Techniques such as disjoint OR-causality (see Section 1) and partial pipelining have been used in developing low latency arbiters using tree-structures [18]. Further advancement of early propagation methods in designing priority arbiters has been done in [19]. These priority arbiters have later been used by a number of researchers (e.g. Manchester University, Technical University of Denmark) developing routers for Networks on Chip. The idea of a multi-way arbiter with quick response time and in-order service of requests has been implemented in ordered arbiters [60]. Ordered and priority arbiters were implemented in our HADIC chip (see section 2).

6.4 Analogue to Digital and Time to Digital Converters (Time Measurement)

A number of asynchronous A/D converters, following successive approximation and flash approaches, in combination with bundled data, fundamental mode and fully self-timed designs, have been presented in [62,63,64]. These designs enjoyed low power and low noise characteristics compared to their synchronous prototypes. One A/D converter was implemented on the above-mentioned HADIC chip.

Research on time measurement at the pico-second level was originally triggered by a problem of testing set-up and hold conditions on chip, suggested to our group by a contact person at Cypress Semiconductors. This research has led to developing fundamentally new structures for on-chip time measurement based on time-to-digital conversion and time amplification using mutex elements. The former was solved in a successive approximation (using a log-size stack of mutexes) way in [20,66]. The originality of the time difference amplifier [67] was in that it used metastability as an “ally” rather than “enemy” of the designer, because the metastability resolution time was proportional to the inverse of the logarithm of the input time difference, thereby resulting in the amplification gains of up to 5. Such scheme allowed measuring input time differences of say 2 ps, which could be amplified by time difference amplifier to 10ps, which could then be measured by a time-to-digital converter.

A chip with a time to digital converter circuit and time amplifier was fabricated at Sun Microsystems in 2003, and has been tested demonstrating the feasibility of our revolutionary techniques.


7.1 Fault-tolerance

One of the difficult obstacles on the way to the exploitation of asynchronous design is the problem of their efficient testing. This involves a number of issues such as studying self-checking properties of asynchronous circuits, developing self-test, self-diagnosis
and self-repair features. This research has produced several original methods for introducing fault-tolerance and self-repair in system architectures. While still working in Varshavsky’s group the author was one of the key designers of a fault-tolerant token ring channel developed for an onboard multiprocessor system [7,70,71,72]. An original protocol was developed for the self-timed ring channel, which used 3-of-6 delay-insensitive code, distributed priority-based arbitration technique, relative address-based routing (for high speed) and pipelined data transmission, FIFO buffers and async-sync interface to the synchronous bus architecture of computational part. In many ways, the system was the first example of a globally asynchronous and locally synchronous (GALS) system, with communication features (M-of-N encoding and routing based on relative addresses) similar to those used in today’s Network-on-Chip (NoC) projects. While being self-timed in the normal operation mode, the channel switched into synchronous mode to perform fault-location and recovery by using redundancy in wires and transducers. A novel technique based on sliding redundancy was also developed. Overall, the channel allowed to tolerate (detect, locate and self-recover) up to two stuck at faults in communication links or in asynchronous parts, without involving any higher level facilities.

Another important contribution in the fault-tolerance domain was the principle of structural fault-masking in asynchronous interfaces [21]. The method was based on inserting a mirror protocol converter into each handshake interface which would adjudicate the responses coming from communication channel and mask those that do not match the desired behaviour produced by the mirror model. This method can, at a very low cost, mask transient faults and single event upsets on handshake interfaces, which is becoming increasingly important in the future SoCs and NoCs.

7.2 Asynchronous Circuit Testing

Novel methods for on-line testing of asynchronous circuits have been developed, the area where at the outset there had been very little known from prior research. The investigation has built on the ideas of structural fault-masking for handshakes [21]. It was concerned with development of on-line monitors (snoopers) and fault checkers for handshake protocols specified by Petri nets. In its simpler form the checker was able to detect violations of 4-phase protocols (cf. refusal sets known from theory of concurrency semantics) and signalling them to a special error handling infrastructure. Different strategies and mechanisms were developed for the latter using early propagation and strong indication signalling methods [77]. In addition to detecting order violations timing errors, violating reasonable delay bounds (min and max) in handshake phases, have been made detectable.

A novel method for testing ACMs (See Section 5) for their specific properties of data coherence and freshness, has been designed and applied to the Pool ACM fabricated on the above-mentioned HADIC chip [73].
7.3 Secure Circuit Design and Power-Balancing Techniques

To help solve information leakage problems at the hardware level, and at the same time maintain the design flow accepted by design houses developing smart cards and other devices with cryptographic solutions, the author and his team have come up with the idea of using dual-spacer monotonic transition protocol introduced in dual-rail circuit designs. The class of circuits based on two spacers 00 and 11 is called phase difference based logic. It has a unique property of invariance of its switching activity from the processed data. This property opens up possibilities not only for security but for efficient testing because the time for testing for a large class of faults (this question depends on the self-checking properties of the underlying implementation) again becomes independent of the processed data domain. The design of secure circuits is carried out completely automatically for clocked solutions using standard RTL synthesis tools and additional tools have been developed in Newcastle [22,75]. This work has involved collaboration with Atmel Smart Card ICs, who used our design flow methodology to experiment with the company’s designs. An asynchronous AES block has been designed which used novel secure power-balanced latches and partially-speed-independent (for saving area and power) data path pipeline [74]. Recently, our own experimental VLSI chip has been designed, taped out and fabricated (via Europractice) with a AES cryptographic core in order to investigate the impact of the new design methods for security. Self-checking properties were investigated in the context of security applications [76].

8. Future work

We are still far from the widespread use of asynchronous design in microelectronic industry. Here, the situation is like in setting up a non-linear switching process. The real commercial world cannot take the revolutionary ideas about building systems without clock onboard instantly. The process requires some catalysis in order to overcome the natural inertia. Therefore the short-term research needs are as follows:

- Easy-to-use CAD tools for constructing self-timed circuits by non-expert designers trained in traditional synchronous design. These tools are first supposed to provide a seamless evolutionary way from synchronous designs, and should rely on the use of the existing commercial design flow, including placement and routing software. For example, more work is urgently needed to automate the synthesis of self-timed data path. A key issue here is a trade-off between tolerance to variability (which calls for techniques such as dual-rail) and power and area costs.
- Methods for testing asynchronous circuits using existing automatic testing equipment. Testing asynchronous circuits, whose behaviour is inherently concurrent and whose controllability and observability with respect to primary inputs/outputs is limited, is a big problem. Self-testing, online testing and built-in testing approaches need to be investigated further. At the same time, adding self-test facilities must not impair the performance of high-speed logic in the normal operation mode.
• Interfaces between synchronous and asynchronous circuit domains, or the so-called globally asynchronous and locally synchronous (GALS) systems. Again, this would help a more gradual transition from synchronous design approach and would allow reuse of the massive amount of “synchronous” intellectual property within the new asynchronous System-on-Chip context. In the future designs will likely be timing plastic, i.e. with some design-time and run-time configurability of timing modes.

• More demonstrator designs and products with asynchronous circuits, to prove their advantages in terms of power savings, EMC, modularity, design efficiency, and robustness. The best areas of demonstrating the advantages are likely to be systems with heterogeneous timing such as those from signal and image processing applications and systems involving high-bandwidth on-chip networking.

In the longer term, a more fundamental research on truly asynchronous and concurrent systems needs to be pursued. This research should effectively develop a mature understanding of the Token-Based Computing in various implementation technologies. It may include (but not limited by):

• Synthesis of concurrent specifications of asynchronous designs from partial order and sequential fragments.
• Verification of complex asynchronous behaviour, such as that produced by a mix of data path and control flow with a range of causality paradigms.
• Methods for the direct mapping of concurrent specifications onto various implementation technologies, such as CMOS, nanotubes, quantum dots etc.
• Methods for analysis and synthesis of circuits with analogue components, whose behaviour is that of a complex dynamic non-linear system.
Portfolio of works submitted for Doctor of Science in Engineering

Group I. Requirement “Those works upon which you primarily base your claim to have satisfied the standards for the award of the degree which are indicated in section 2 of the regulations.”

Group II. Requirement “If applicable, other works or lists of works put forward as additional evidence of the scope of your contribution to the field or fields of study in which the primary submissions lie.”

[P] indicates postdoctoral or postgraduate research assistant coauthor
[C] indicates academic colleague co-author
[E] indicates external or international collaborator co-author

This thesis contains hardcopies of the publications of Group I. Publications from Group II can be obtained from the author upon request.

Group I (Primary contributions):

(1) Models of Asynchronous Systems based on Petri nets:


(2) Asynchronous Circuit Design (using Petri net based models):


(3) Synthesis Methods and Tools for Asynchronous Circuits:


(4) Analysis and Verification of Asynchronous Systems:


(5) Asynchronous Communication Mechanisms:


(6) Circuits with metastable behaviour: Arbiters, Synchronisers, A-D converters and Time measurement


(7) Fault-tolerance, Testing, Security:


**Group II (Supporting contributions):**

(1) Models of Asynchronous Systems based on Petri nets:


(2) Asynchronous Circuit Design (using Petri net based models):


(3) Synthesis Methods and Tools for Asynchronous Circuits:

44. V. Khomenko [C], M. Koutny [C], and A. Yakovlev: Detecting State Coding Conflicts in STG Unfoldings Using SAT. Special Issue on Best Papers from ICACSD'2003, IOS Press, Fundamenta Informaticae 62(2) (2004) 1-21.
(4) Analysis and Verification of Asynchronous Systems:


(5) Asynchronous Communication Mechanisms:


(6) Circuits with metastable behaviour: Arbiters, Synchronisers, A-D converters and Time measurement


(7) Fault-tolerance, Testing, Security:


