


Petrify: Method and Tool for Synthesis of Asynchronous Controllers and Interfaces



Jordi Cortadella (UPC, Barcelona, Spain),
 Mike Kishinevsky (Intel Strategic CAD Labs, Oregon),
 Alex Kondratyev (Berkeley Cadence Research Labs, CA),
 Luciano Lavagno (Politecnico di Torino, Italy),
 Alex Yakovlev (University of Newcastle, UK)

- Part 1: The Petrify Method
 - Overview of the Petrify synthesis flow
 - Specification: Signal Transition Graphs
 - State graph and next-state functions
 - State encoding
 - Implementation conditions
 - Speed-independent circuits
 - Complex gates
 - C-element architecture

Design flow





Specification





Signal Transition Graph (STG)

Token flow



State graph




Next-state functions

$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$

$$z = x + \bar{y} \cdot z$$




Gate netlist


$$x = \bar{z} \cdot (x + \bar{y})$$

$$y = z + x$$


$$z = x + \bar{y} \cdot z$$




Design flow




VME bus




STG for the READ cycle




Choice: Read and Write cycles



Choice: Read and Write cycles



Choice: Read and Write cycles




Circuit synthesis

- Goal:
 - Derive a hazard-free circuit under a given delay model and mode of operation


Speed independence

- Delay model
 - Unbounded gate / environment delays
 - Certain wire delays shorter than certain paths in the circuit
- Conditions for implementability:
 - Consistency
 - Complete State Coding
 - Persistency


Design flow




STG for the READ cycle




Binary encoding of signals




Binary encoding of signals



Excitation / Quiescent Regions




Next-state function




Karnaugh map for LDS

		LDS = 0				LDS = 1			
		DTACK DSr				DTACK DSr			
D	LDTACK	00	01	11	10	00	01	11	10
00		0	0	-	1	-	-	-	1
01		-	-	-	-	-	-	-	-
11		-	-	-	-	-	1	1	1
10		0	0	-	0	0	0	-	0/1?


Design flow




Concurrency reduction




Concurrency reduction




State encoding conflicts



Signal Insertion



Design flow



Complex-gate implementation

$$LDS = D + csc$$

$$DTACK = D$$

$$D = LDTACK \cdot csc$$

$$csc = DSr \cdot (csc + \overline{LDTACK})$$

Implementation conditions

- Consistency
 - Rising and falling transitions of each signal alternate in any trace
- Complete state coding (CSC)
 - Next-state functions correctly defined
- Persistency
 - No event can be disabled by another event (unless they are both inputs)

Implementation conditions



- Consistency + CSC + persistency



- There exists a speed-independent circuit that implements the behavior of the STG


(under the assumption that any Boolean function can be implemented with one complex gate)

Persistency




is this a pulse ?

Speed independence \Rightarrow glitch-free output behavior under any delay




cd \ ab	00	01	11	10
00	0	0	0	0
01	0			1
11	1	1	1	1
10		1		




cd \ ab	00	01	11	10
00	0	0	0	0
01	0			1
11	1	1	1	1
10		1		

$$d = ad + \bar{a}c$$

Complex gate





Implementation with C elements





••• → S+ → z+ → S- → R+ → z- → R- → •••

- S (set) and R (reset) must be mutually exclusive
- S must cover $ER(z+)$ and must not intersect $ER(z-) \cup QR(z-)$
- R must cover $ER(z-)$ and must not intersect $ER(z+) \cup QR(z+)$

ab \ cd	00	01	11	10
00	0	0	0	0
01	0			1
11	1	1	1	1
10		1		





but ...




Assume that $R = \bar{a}\bar{c}$ has an unbounded delay
Starting from state 0000 (R=1 and S=0):

a+ ; R- ; b+ ; a- ; c+ ; S+ ; d+ ;


R+ disabled (potential glitch)







	00	01	11	10
00	0	0	0	0
01	0			1
11	1	1	1	1
10		1		



Monotonic covers



C-based implementations





generalized C elements (gC)

Speed-independent implementations


- Implementation conditions
 - Consistency
 - Complete state coding
 - Persistency
- Circuit architectures
 - Complex (hazard-free) gates
 - C elements with monotonic covers
 - ...

Synthesis exercise




Derive circuits for signals x and z (complex gates and monotonic covers)

Synthesis exercise



Synthesis exercise




A simple filter: specification

```

y := 0;
loop
  x := READ (IN);
  WRITE (OUT, (x+y)/2);
  y := x;
end loop
    
```




A simple filter: block diagram




- x and y are level-sensitive latches (transparent when $R=1$)
- $+$ is a bundled-data adder (matched delay between R_a and A_a)
- R_{in} indicates the validity of IN
- After A_{in} the environment is allowed to change IN
- (R_{out}, A_{out}) control a level-sensitive latch at the output


A simple filter: control spec.



A simple filter: control impl.




Control: observable behavior



Following slides borrowed from Ran Ginosar, Technion (VLSI Architectures course) with thanks

Generalized C Element



From Ran Ginosar's course

STG Rules


- Any STG:
 - Input free-choice—Only inputs may control the choice)
 - Bounded—Maximum k (given bound) token per place
 - Liveness—every signal transition can be activated
- STG for Speed Independent circuits:
 - Consistent state assignment—Signals strictly alternate between + and -
 - Persistency—Excited non-input signals must fire, namely they cannot be disabled by another transition
- Synthesizable STG:
 - Complete state coding—Different markings must represent different states

- We use the following circuit to explain STG rules:



1-Bounded (Safety)

- STG is *safe* if no place or arc can ever contain more than one token
- Often caused by one-sided dependency




STG is not safe:

If left cycle goes fast and right cycle lags,
then arc $ack+ \rightarrow REQ+$ accumulates tokens.
($REQ+$ depends on both $ack+$ and $ACK-$)

Possible solution: stop left cycle by right cycle

Liveness


- STG is *live* if from every reachable marking, every transition can eventually be fired



- The STG is not live:
 - Transitions `reset`, `reset_ok` cannot be repeated.
- But non-liveness is useful for initialization


Consistent state assignment

- The following subgraph of STG makes no sense:



Persistency

- STG is *persistent* if for all non-input transitions once enabled the transition cannot be disabled by another transitions. Non-persistency may be caused by arbitration or dynamic conflict relations – STG must have places



STG is not persistent:


there is a place between `req+` and `ack+` in which a token is needed in order to fire `REQ+`. So there is some sort of nondeterminism – either `REQ+` manages to fire before `ack+` or not

Possible solution: introduce proper dependence of the left cycle on the right one (e.g., an arc from `req+` to `REQ+`, and from `REQ+` to `ack+`)


Complete State Coding

- STG has a *complete state coding* if no two different markings have identical values for all signals.

req,ack,REQ,ACK:




cd\lab 00 01 11 10



Complete State Coding


- Possible solution: Add an internal state variable

req,ack,REQ,ACK,x:



A faster STG?


- Does it need an extra variable?



STG specification in .astg format


```
.model simple_buffer
.inputs r A
.outputs a R
.graph
# left handshake (r,a)
r+ a+
a+ r-
r- a-
a- r+
# right handshake (R,A)
R+ A+
A+ R-
R- A-
A- R+
# interaction between handshakes
r+ R+
A+ a-
.marking{<a-,r+><A-,R+>}
.end
```

Drawn by draw_astg



The SG


req,ack,REQ,ACK:



65

The SG


req,ack,REQ,ACK:



CSC-conflict states are highlighted


66

Drawn by *write_sg* & *draw_astg*




67

Extra states inserted by *petriify*




68

Rearranged STG



Initial Internal State: $c0=c1=c2=1$

The new State Graph...



The Synthesized Complex Gates Circuit

```

INORDER = r A a R csc0 csc1 csc2;
OUTORDER = [a] [R] [csc0] [csc1] [csc2];
[a] = a (csc2 + csc0) + csc1';
[R] = csc2 (csc0 (a + r) + R);
[csc0] = csc0 (csc1' + a') + R' csc2;
[csc1] = r' (csc0 + csc1);
[csc2] = A' (csc0' (csc1' + a') + csc2);
    
```

Technology Mapping

```


INORDER = r A a R csc0 csc1 csc2;
OUTORDER = [a] [R] [csc0] [csc1] [csc2];
[0] = R';
[1] = [0]' A' + csc2';
[a] = a csc0' + [1];
[3] = csc1';
[4] = csc0' csc2' [3]';
[5] = [4]' (csc1' + R');
[R] = [5]';
[7] = (csc2' + a') (csc0' + A');
[8] = csc0';
[csc0] = [8]' csc1' + [7]';
[csc1] = A' (csc0 + csc1);
[11] = R';
[12] = csc0' ([11]' + csc1');
[csc2] = [12] (r' + csc2) + r' csc2;
    
```

gate inv: combinational
gate oail2: combinational
gate sr_nor: **asynch**
gate inv: combinational
gate nor3: combinational
gate aoil2: combinational
gate inv: combinational
gate aoil2: combinational
gate inv: combinational
gate rs_nor: **asynch**
gate inv: combinational
gate aoil2: combinational
gate c_element1: **asynch**

The Synthesized Gen-C Circuit

```
INORDER = r A a R csc0 csc1 csc2;
OUTORDER = [a] [R] [csc0] [csc1] [csc2];
[0] = csc0' csc1 (R' + A);
[1] = csc0 csc2 (a + r);
[2] = csc2' A;
[R] = R [2]' + [1];           # mappable onto gC
[4] = a csc1 csc2';
[csc0] = csc0 [4]' + csc2;    # mappable onto gC
[6] = r' csc0;
[csc1] = csc1 r' + [6];      # mappable onto gC
[8] = A' csc0' (csc1' + a');
[csc2] = csc2 R' + [8];      # mappable onto gC
[a] = a [0]' + csc1';        # mappable onto gC
```

Petrify Environment



Petrify

- Unix (Linux) command line tool
- **petrify -h** for help (flags etc.)
- **petrify -cg** for complex gates
- **petrify -gc** for generalized C-elements
- **petrify -tm** for tech mapping
- **draw_astg** to draw
- **write_sg** to create state graphs
- Documented on line, including tutorial

References

- See the attached Practical Exercise manual for various design examples using Petrify commands
- Additional references:
 - Petrify and all documentation can be downloaded from: <http://www.lsi.upc.es/~jordic/petrify/petrify.html>
 - J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno and A. Yakovlev, Logic Synthesis of Asynchronous Controllers and Interfaces, Springer, Berlin, 2002, ISBN3-540-43152-7