November 2008

Next Generation of Interconnect Technology for Multiprocessor SoC (NEGUS)
EP/C512812/1
A.Yakovlev (Principal Investigator), A. Bystrov, A. Koelmans, D.J. Kinniment,
Newcastle University

This three year project has been carried out in collaboration with the University of Southampton, Prof. Bashir Al-Hashimi, who submitted his final report in May 2008. The project has met the five objectives outlined in the proposal submission. At Newcastle it was primarily focused on the development of new signalling schemes for reliable communications (link level), associated digital logic design methods and implementations, methods

1. Key advances from this project

(1) Novel synchronisers (more robust to PVT variations than ordinary jamb latches) and arbiters (for static and dynamic priority arbitration) as building blocks for NoCs and multiprocessor SoCs [1].

(2) New signalling schemes for Networks on Chip based on phase difference (Phase encoding), inherently resilient to single event upsets and transient faults, including investigations into dual-rail and multi-rail, differential phase encoding, phase encoding combined with time-to-digital conversion, delay-phase regeneration circuits, implementation of phase-encoding channel in a VLSI chip, including power and bandwidth analysis [3, 5, 8, 16, 18, 19, 20].

(3) New fault-tolerant techniques to minimise the impact of cross-talk on phase encoded channels [6], techniques for analysis of the bandwidth-centric optimisation of links with crosstalk avoidance [13], and study of the impact of variability on the reliability of long on-chip interconnects with crosstalk [12].

(4) Novel asynchronous serialised links for NoC with the same performance as synchronous link but with reduced number of wires and reduced power consumption with transistor level evaluation [14,17] and new communication links with a new NRZ protocol resilient to transient faults and reduced logic complexity compared to phase-encoded channels [8], developed in collaboration with the Southampton partners and University of Bologna.

(5) New methods for modelling, analysis and implementation of interconnects in FPGAs, including wave-pipelined interconnects [10,11], in collaboration with Imperial College.

(6) New methods for modelling and verifying asynchronous communication mechanisms (ACMs) using coloured Petri nets [21], new methods and algorithms for automated synthesis of ACMs [5, 22], developed in collaboration with UPC, Barcelona.

(7) New model for designing control circuits for NoC link logic (including phase encoded channels), routers and CPUs, called Conditional Partial Order Graphs (CPOGs), and associated verification and synthesis methods [9, 15, 25].
2. Research Impact

During the course of this project collaboration with companies and academia have been developed further:

- Silistix, Manchester (Dr John Bainbridge, john.bainbridge@silistix.com) expressed interest in the research on synchronisers for NoCs. They are potential user of the technology. David Kinniment is on Silistix advisory board. They are actively supporting a follow up to SYRINGE.
- MBDA, Stevenage (Mr Eric Campbell, ERCampbell@iet.org), we continued our long-standing collaboration with MBDA in the area of modelling and analysis of ACMs, and in NoCs. Eric Campbell gave an invited talk at the 3rd UK Embedded Forum organised by Newcastle in April 2007.
- UPC Barcelona, (Prof. Jordi Cortadella, jordi.cortadella@upc.edu), collaboration in automated verification and synthesis of ACMs. The work is now going on with Dr. K. Gorgonio, who is now working in the Embedded Systems and Pervasive Computing Lab in Federal University of Campina Granda, Brazil; killer@dee.ufcg.edu.br)
- Imperial College, London (Prof. Peter Cheung, p.cheung@imperial.ac.uk), collaboration on modelling and analysis of long interconnects in FPGAs, and this work is now leading to a new joint proposal on virtual reliable links for FPGAs.
- TIMA, INPG, Grenoble, France (Prof. Marc Renaudin, marc.renaudin@imag.fr) have been involved in developments of arbiter design techniques and collaboration for the book [1].
- Univ. Bologna (Prof. Luca Benini) and Politecnico di Torino (Prof. L. Lavagno), whoc made collaborative visits and with who research papers have been published, e.g. [14,17].

3. Explanation of Expenditure

**Staff:** The project staff requirement was 1 Senior RA full-time (Dr. F. Xia) and 1 RA part-time (Dr. D. Shang), whose time was shared with other EPSRC projects, and 1 PhD student (Mr A. Mokhov). The project also involved two PhD students C. D’Alessandro and B. Halak funded primarily from additional sources (B. Halak was partially supported with a maintenance bursary at the level of £5700 during 24 months). The project also funded a summer project for two MEng graduates Mr. R. Emery and Mr. S. Kolbeinson, who investigated aspects of the use of FPGAs for prototyping neural networks.

Overall the salaries budget has been slightly underspent (less than 0.5%).

**Travel, Consumables, Exceptional:** Travel budget has been overspent by 10%, this was due to the larger than planned involvement of staff and excellent opportunities for dissemination of our research internationally (e.g. presentations at several ASYNC Symposia). Consumables have been underspent by 10% due to some savings in Europractice chip fabrication. Exception items (student fees) were overspent by 10%.

**Overall:** The overall budget is underspent by £313.89.

4. Further Research or Dissemination Activities
The project has been extremely successful in generating further research and dissemination. It helped to form baseline for the proposal of the project STEP awarded in 2007 (EP/E044662/1) and for a new proposal on Reliable Cell Design for Variable Processes, which has been submitted to EPSRC. This project has been influential in paving the way to a series of international activities and events in the area of Networks on Chip, namely (i) the organisation of the highly successful Friday Workshop on Networks on Chip under DATE 2006 (A. Yakovlev acted as one of the three organisers, see http://async.org.uk/noc2006/), (ii) creation of an annual International Symposium on NoCs (A. Yakovlev is a member of the Steering Committee of the NOCS Symp.), and (iii) securing the organisation of the two IEEE International Symposia, NOCS’08 and ASYNC’08, held in Newcastle in April 2008. The 2008 event produced results of the highly rated tutorial on Metastability and Synchronisation in SoCs and NoCs by David Kinniment (see http://async.org.uk/asyn2008/, http://async.org.uk/nocs2008/keynote-tutorials.html). The implementation of phase encoding circuits in VLSI chips and FPGA have been demonstrated at the ASYNC Symposia chip exhibitions, as well as presented at the ESSCIRC’08 conference. One of the useful by-products of this project has been start of a new PhD research by Robin Emery in the area of developing an on-chip communication infrastructure for neural network modelling and simulation [30,31]. Newcastle has been actively promoting the NoC research in the UK Embedded Forum (see http://async.org.uk/ukef07/).

NEGUS Publications (main 5 publications marked with *)

Books and Edited Monographs


Journal papers


Conference papers (not formally refereed)


Other reports

NEGUS Chip design (see also http://async.org.uk/chip-gallery.html)

NEGUS1 Phase- Encoding Demonstrator Chip. This chip contains different "flavours" of phase-encoding signalling to evaluate feasibility and performance of the scheme.

Year: 2007. Technology: UMC 0.13um through Europractice