

STELLA Project Publications (list dated 1 June 2006)

- [1] A. Yakovlev, S. Furber, R. Krenz, A. Bystrov. Design and Analysis of a Self-timed Duplex Communication System, IEEE Transactions on Computers, Vol. 53, No.7, pp. 798-814, July 2004.
- [2] D. Sokolov and A. Yakovlev, Clockless circuits and system synthesis, IEE Proceedings, Computers and Digital Techniques, vol.152, No.3, May 2005, pp. 298-316 (this work was also presented as a book chapter: D. Sokolov and A. Yakovlev, Clock-less circuits and system synthesis, Chapter 16 in B. Al-Hashimi (Ed.), *System On Chip: Next Generation Electronics, IEE Circuits Devices and Systems Book Series, 2006, pp. 541-586*)
- [3] D. Shang, A. Yakovlev, F. Burns, F. Xia and A.Bystrov, Low-cost online testing of asynchronous handshakes, accepted by European Test Symposium, Southampton, May 2006, IEEE CS Press, pp. 225-230.
- [4] D. Koppad, D. Sokolov, A.Bystrov, A. Yakovlev, Online testing by protocol decomposition, accepted by IOLTS'06, Como, Italy, July 2006.
- [5] D. Shang, A. Bystrov, A. Yakovlev and D. Koppad, On-line testing of globally asynchronous circuits, Proc. 11th International Online Testing Symposium (IOLTS'05), St. Rafael, France, July 2005, IEEE CS Press, pp. 135-140.
- [6] S. Dasgupta, D. Potop-Butucaru, B. Caillaud, A. Yakovlev. Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits, Proceedings of the Second Workshop on Globally Asynchronous, Locally Synchronous Design (FMGALS 2005), Electronic Notes in Theor. Comp. Sci., Vol. 146, No.2, January 2006, pp 81-103
- [7] S. Dasgupta and A. Yakovlev, Modelling and verification of globally asynchronous and locally synchronous ring architectures, DATE 2005, Munich, March 2005, pp. 568-569.
- [8] D.J.Kinniment and A.V.Yakovlev. Low latency synchronisation through speculation, PATMOS 2004, Santorini, September 2004, LNCS 3254, Springer, pp. 278-288.
- [9] D. Koppad, A. Bystrov and A. Yakovlev, Off-line testing of asynchronous circuits, 18th Int. Conf. on VLSI Design, IEEE CS Press, Kolkata, Jan. 3-7, 2005, pp. 730-735
- [10] D. Koppad, A. Bystrov and A. Yakovlev. Algorithm for Testing Asynchronous circuits, 16th IFIP Int. Conf. on Testing of Communicating Systems (TestCom 2004), St Anne's College, Oxford, UK, 17-19 March 2004.
- [11] A. Bystrov, D. Sokolov, and A. Yakovlev. Low latency control structures with slack, Proc. of Int. Symp. on Adv. Res. in Asynchronous Systems and Circuits (ASYNC'03), May 2003, Vancouver, IEEE CS Press, pp. 164-173.
- [12] D. Koppad, A. Bystrov and A. Yakovlev, On-line Monitoring of Asynchronous Interfaces, 17th UK Asynchronous Forum, Southampton, September 2005.
- [13] A. Madalinski, C. D'Alessandro, P. Wang and A. Yakovlev, Latency aware Conflict Resolution in Asynchronous Control Logic Synthesis, 17th UK Asynchronous Forum, Southampton, September 2005.
- [14] A. Bystrov, D. Koppad, A. Yakovlev, On-line testing of asynchronous circuits, Workshop of ACiD-WG Working Group, Turku, Finland, June 2004.
- [15] D. Koppad, A. Bystrov and A. Yakovlev, Algorithm for testing asynchronous circuits, Proc. 15th UK Asynchronous Forum, Cambridge Jan. 2004.
- [16] D. Koppad, D. Shang, A. Bystrov, A. Yakovlev, Asynchronous Checker Designs for Monitoring Handshake Interfaces, Tech Report NCL-EECE-MSD-TR-2005-104, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, March 2005.
- [17] P. D. Hyde and G. Russell. A comparative study of the design of synchronous and asynchronous self-checking RISC processors. Proc. 10th IEEE Int. On-Line Testing Symposium (IOLTS'04). IEEE CS Press 2004, pp. 89-94
- [18] M. A. Abas, G. Russell and D. J. Kinniment. Design of sub-10-picoseconds on-chip time measurement circuit. In: Proceedings DATE'04, IEEE Comp. Soc. Part Vol.2, 2004.
- [19] C. D'Alessandro, A. Madalinski, P. Wang and A. Yakovlev, Analysis of Logical Effort in Latency-Aware Synthesis of Asynchronous Control Circuits, submitted to ICCD 2006 (a preliminary version of this paper was presented by C. D'Alessandro at Cadence Labs UC Berkeley in March 2006, see: http://www.cadence.com/company/cadence_labs/upcoming_talks.aspx).

- [20] D. Sokolov, A. Bystrov, A. Yakovlev, Direct mapping of low-latency asynchronous controllers from STGs, Tech Report NCL-EECE-MSD-TR-2006-110, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, January 2006 (submitted to IEEE Trans.on CAD).
- [21] A. Bystrov and J.P. Murphy, On-line IDDQ testing of security circuits, NCL-EECE-MSD-TR-2004-103, Microelectronic System Design Group, School of EECE, University of Newcastle upon Tyne, September 2004.
- [22] P. D. Hyde and G. Russell. ASSEC: an asynchronous self-checking RISC-based processor, Proceedings of the Euromicro Symposium on Digital System Design. IEEE Comput. Soc. 2004, pp. 104-111.
- [23] P. Hyde. A Pipelined Asynchronous Self-Checking RISC-Based Processor, PhD Th., Univ. of Newcastle, 2004.
- [24] D. Sokolov. Automated synthesis of asynchronous circuits using direct mapping for control and data paths, PhD thesis, Univ. of Newcastle, 2006 (see also Tech Report NCL-EECE-MSD-TR-2005-111 at async.org.uk).
- [25] M.J Marshall and G. Russell, An information-redundant scheme for on-line testing of an asynchronous ALU operation, ETS'06 Poster presentation, Southampton, May 2006, pp. 141-145.
- [26] P. Wang, A 16-bit self-timed look-ahead adder, Proc. DDECS'04, Stara Lesna, Slovakia, April 2004.
- [27] A. Koelmans, A. Bystrov, M. Pont (Eds). First UK Embedded Forum, Proceedings, NEC, Birmingham, October 2004. University of Newcastle upon Tyne, ISBN 0-7017-0180-3 (e-book, <http://www.staff.ncl.ac.uk/albert.koelmans/books/firstukembforum.pdf>).
- [28] A. Koelmans, A. Bystrov, M. Pont, R. Ong, A. Brown (Eds). Second UK Embedded Forum, Proceedings, NEC, Birmingham, October 2005, University of Newcastle upon Tyne, ISBN 0-7017-0191-9 (e-book, <http://www.staff.ncl.ac.uk/albert.koelmans/books/secondukembforum.pdf>).
- [29] S. Dasgupta, A. Yakovlev, Modelling and Performance Analysis of GALS Architectures, Tech. Report NCL-EECE-MSD-TR-2005-111 (see async.org.uk), MSD Group, School of EECE, University of Newcastle, April 2006.
- [30] A. Madalinski. Interactive Synthesis of Asynchronous Systems based on Partial Order Semantics, PhD Thesis, Tech Report NCL- EECE-MSD-TR-2005-112 (see async.org.uk), MSD Group, School of EECE, University of Newcastle, February 2006.

Other relevant papers

- [a1] A. Bystrov, A. Yakovlev, Synthesis of Asynchronous Circuits with Predictable Latency, IEEE/ACM 11th International Workshop on Logic and Synthesis, New Orleans, June 2002, IEEE Computer Society and ACM SIGDA, pp. 239-243.
- [a2] A. Bystrov and A. Yakovlev. Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment, Proc ASYNC'02, Manchester, April 2002, IEEE CS Press, 127-136.
- D. Shang, F. Xia and A. Yakovlev, Asynchronous Circuit Synthesis via Direct Translation, Proc. ISCAS'02, Scottsdale, Arizona, May 2002, IEEE, Volume III, pp. 369-372