Fast-scale stability limits of a two-stage boost power converter

Abdelali El Aroudi1,*,‡, Kuntal Mandal2,4, Damian Giaouris3, Soumitro Banerjee2, Abdullah Abusorrah4, Mohammed Al Hindawi4 and Yusuf Al-Turki4

1GAEI Research Group, Departament d’Enginyeria Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, Tarragona, Spain
2Indian Institute of Science Education & Research – Kolkata, Mohanpur Campus, Nadia, WB, India
3Chemical Process Engineering Research Institute, Centre for Research and Technology Hellas, Thermi-Thessaloniki, Greece
4Department of Electrical and Computer Engineering, College of Engineering and Renewable Energy Research Group, King Abdulaziz University, Jeddah, Saudi Arabia

SUMMARY

There are many applications in power electronics that demand high step-up conversion ratio between the source and the load. A simple way of achieving such a high voltage ratio is by cascading DC–DC boost converters in a few stages. The individual converters in such a cascaded system are usually designed separately applying classical design criteria. This paper investigates the stability of the overall system of a cascade connection of two boost converters under current mode control. We first demonstrate the bifurcation behavior of the system, and it is shown that the desired periodic orbit can undergo fast-scale period doubling bifurcation leading to subharmonic oscillations and chaotic regimes under parameter variation. The value of the intermediate capacitor is taken as a design parameter, and we determine the minimum ramp slope in the first stage required to maintain stability. It is shown that smaller capacitance values give rise to wider stability range. We explain the bifurcation phenomena using a full-order model. Then, in order to simplify the analysis and to obtain a closed-form expression to explain the previous observation, we develop a reduced-order model by treating the second stage as a current sink. This allows us to obtain design-oriented stability boundaries in the parameter space by taking into account slope interactions between the state variables in the two stages. Copyright © 2015 John Wiley & Sons, Ltd.

1. INTRODUCTION

Power electronic systems are used in many applications where there is a need to convert one form of electrical energy into another. Examples include power supplies in consumer electronics, industrial electric motor drives, electro-heating, lighting, and energy-efficient interfaces between renewable energy resources and the distribution grid. One of the most used topologies in energy conversion is the boost converter, which steps up a source voltage to a higher voltage level [1].

In some applications, the required step-up conversion ratio is quite high. Such necessities arise in uninterrupted power supplies, automobile high-intensity discharge headlamps, in several medical equipments, among others. This is also the case of renewable energy applications such as distributed photovoltaic generation systems [2,3], fuel cell energy conversion systems, and modern electric vehicles.

*Correspondence to: Abdelali El Aroudi, GAEI Research Group, Departament d’Enginyeria Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, Tarragona, Spain.
‡E-mail: abdelali.elaroudi@urv.cat

Copyright © 2015 John Wiley & Sons, Ltd.
In these high-step-up-ratio applications, although a single boost converter can be used, there are many inconveniences with its use mainly related to increased stress on the components and the poor system efficiency due to the large conduction losses. Moreover, a high step-up conversion ratio requires a large duty cycle, which makes the system prone to subharmonic instability and consequently large current ripples. As a remedy, the conventional boost converter may be substituted by a number of boost converters connected in cascade, where each could operate with relatively low values of duty ratio [4–7].

The design of such integrated systems would require a comprehensive knowledge about suitable ways of modeling such systems, analysis of stability, the instabilities that can occur, and finally some design guidelines. This paper takes the first step in achieving these objectives.

The desired behavior of any power electronic system is a periodic orbit with the same period as the external clock signal. This orbit is often called period-1 orbit. However, because of the presence of switching nonlinearities, it is possible that the system behaves with a period-$k$ orbit, $k=2, 3, 4, …$, with a period equal to an integer multiple of the external clock period. The system can even enter quasi-periodic or chaotic regimes through different bifurcation scenarios. During the last couple of decades, much effort has been devoted to the study of complex nonlinear phenomena in switching converters [8–10]. These phenomena can have harmful effects on the system operation and may cause system failure, malfunctioning due to large ripple, and poor efficiency or even damages caused by the increase of the stress on the switching components. Therefore, their study and prediction are important both from theoretical and practical points of view.

The study of these nonlinear phenomena is mostly based on accurate modeling approaches coping with switching action such as discrete-time mappings [11] or the Floquet theory combined with Filippov’s method [12,13] to obtain the Jacobian of the Poincaré map or the monodromy matrix. In this paper, we investigate the dynamics and stability issues in a system comprising two cascaded boost converters connected to a constant voltage source, which can model a DC bus or a backup battery. Both the converters are controlled by current-mode controllers.

The rest of this work is organized as follows. Section 2 deals with the description of the system under study. In Section 3, some instability problems taking place in the system are shown and then explained in Section 4 in terms of Floquet multipliers corresponding to period-1 orbits. Design-oriented modeling of the system is addressed in Section 4. From a reduced-order model, simplified stability boundaries in parameter space are obtained in Section 5. Design-oriented stability conditions are obtained in the same section. Finally, some conclusions are drawn in the last section.

2. CURRENT MODE-CONTROLLED CASCADED BOOST–BOOST CONVERTERS

2.1. System description

The two-stage DC–DC converter considered in this study is shown in Figure 1. It consists of a cascade connection of two boost converters. The switches are considered ideal, and the equivalent series resistances of inductors and capacitors are included in the model of the circuit. The aim of the controllers is as follows: First, the intermediate voltage must be regulated to a desired reference voltage $V_{ref1}$. Because boost converters are non-minimum phase systems, if the feedback variable is the output voltage [1], a current mode control is mandatory. In this case, the external voltage regulator provides the reference for the inner current controller, which is a simple (but adequate for this task) peak current controller. The second stage is controlled with the aim to provide the proper current to the load, and therefore, a tight average current controller is used.

More, specifically, the system is controlled by comparing the inductor currents of the first and the second stages $i_{L1}$ and $i_{L2}$ with their reference values $i_{ref1}$ and $i_{ref2}$. The intermediate voltage $v_{o1}$ is controlled to a desired value by using a peak Current Mode Control (CMC) in the first stage with a closed intermediate voltage loop and an artificial periodic ramp compensator $i_{o1}(t)$ with slope $m_{a1}$. The second stage must provide a regulated average current to the output, which could be a DC bus or a battery.
2.2. Power stage modeling

By applying Kirchhoff’s current and voltage laws to the circuit depicted in Figure 1, the following set of differential equations are obtained:

\[
\frac{di_{L1}}{dt} = \frac{V_{\text{low}}}{L_1} - \frac{r_{L1}i_{L1}}{L_1} - \frac{v_{C1} + r_{C1}(i_{L1} - i_{L2})}{L_1}(1 - \delta_1) \tag{1}
\]

\[
\frac{di_{L2}}{dt} = \frac{v_{C1} + r_{C1}(i_{L1} - i_{L2})}{L_2} - \frac{r_{L2}i_{L2}}{L_2} - \frac{V_{\text{high}}}{L_2}(1 - \delta_2) \tag{2}
\]

\[
\frac{dv_{C1}}{dt} = \frac{i_{L1}(1 - \delta_1) - i_{L2}}{C_1} \tag{3}
\]

where for the first stage (resp. second stage), \( \delta_1 = 1 \) (resp. \( \delta_2 = 1 \)) when the switch \( S_1 \) (resp. \( S_2 \)) is closed and \( \delta_1 = 0 \) (resp. \( \delta_2 = 0 \)) when the switch \( S_1 \) (resp. \( S_2 \)) is open. The switches \( S_1 \) and \( S_2 \) are driven complementarily to \( S_1 \) and \( S_2 \), respectively. The variables \( \delta_1 \) and \( \delta_2 \) are the binary command signals used to drive the switches \( S_1 \) and \( S_2 \), respectively.

2.3. Controllers modeling

With the aim to regulate the intermediate voltage to its desired value, the inductor current reference in the first stage is generated from an outer voltage loop PI controller whose input is the intermediate voltage error \( e_{v1} = V_{\text{ref1}} - v_{o1} \), \( v_{o1} = v_{C1} + r_{C1}i_{L1}dv_{C1}/dt \), and whose output is \( i_{\text{ref1}} \) given by

\[
i_{\text{ref1}} = W_i(e_{v1} + \omega x_4) \tag{4}
\]

where \( x_4 = \int e_{v1}(t)dt \) is the integral of intermediate voltage error. To regulate the inductor current \( i_{L2} \) in the second stage to its desired value, the error \( i_{\text{ref2}} - i_{L2} \) is processed by a PI compensator whose output is given by

\[
v_{\text{con2}} = W_i(e_{i2} + \omega x_5) \tag{5}
\]

where \( x_5 = \int e_{i2}(t)dt \) is the integral of the current error.
So, the extra state equations for these two integral state variables are

\[
\frac{dx_4}{dt} = V_{\text{ref}1} - v_{C1} - r_{C1}(i_{L1}(1 - \delta_1) - i_{L2})
\]

(6)

\[
\frac{dx_5}{dt} = i_{\text{ref}2} - i_{L2}
\]

(7)

2.4. Operating modes and piecewise linear state equations

Different types of period-1 cycles are possible for the system depending on the parameters of the first and the second stages. These different period-1 orbits define different operating modes for the system depending on the relationship between the duty cycles of the driving signals. It can be shown that there are basically three operating modes that can be summarized as follows (Figure 2).

Within a clock period \(T\), four different configurations \(C_1, C_2, C_3, \) and \(C_4\) are possible corresponding to the pair states (ON, ON), (OFF, ON), (OFF, OFF), or (ON, OFF) of the switches \(S_1\) and \(S_2\), respectively. However, during a switching period, the system can switch among only three of them as either the configuration \(C_2\):=(OFF, ON) or \(C_4\):=(ON, OFF) is skipped depending on whether \(D_1 < D_2\) or \(D_2 < D_1\), where \(D_1\) and \(D_2\) are the duty cycles of the first stage and the second stage, respectively.

For each state of the switch pair \((S_1, S_2)\), the system can be described by a set of linear differential equations that can be written as follows:

\[
\dot{x} = A_{ij}x + B_{ij}, (i,j) \in \{0, 1\}^2
\]

The vector of the state variables of the system is \(x = (i_{L1}, i_{L2}, v_{C1}, x_4, x_5)^T \in \mathbb{R}^5.\) Obtaining \(A_{ij}\) and \(B_{ij}\) from (1)–(3) and (6), (7) is straightforward. The matrices and vectors corresponding to each configuration are given in the following.

- Configuration \(C_1\) corresponding to the switch state pair (ON, ON)

\[
A_{11} = \begin{pmatrix}
\frac{r_{L1}}{L_1} & 0 & 0 & 0 & 0 \\
0 & -\frac{r_{L2} + r_{C1}}{L_2} & \frac{1}{L_2} & 0 & 0 \\
0 & 0 & 1 & 0 & 0 \\
0 & r_{C1} & -1 & 0 & 0 \\
0 & -1 & 0 & 0 & 0
\end{pmatrix}, \quad B_{11} = \begin{pmatrix}
V_{\text{low}} \\
0 \\
0 \\
V_{\text{ref}1} \\
i_{\text{ref}2}
\end{pmatrix}
\]

(8)

Figure 2. Possible operating modes for the system.
• Configuration $C_4$ corresponding to the switch pair state (ON, OFF)

$$A_{10} = A_{11}, \quad B_{10} = \left( \frac{V_{\text{low}}}{L_1}, -\frac{V_{\text{high}}}{L_2}, 0, V_{\text{ref}1}, i_{\text{ref}2} \right)^{\top} \quad (9)$$

• Configuration $C_3$ corresponding to the switch pair state (OFF, OFF)

$$A_{00} = \begin{pmatrix}
-\frac{r_{L1} + r_{C1}}{L_1} & \frac{r_{C1}}{L_1} & -\frac{1}{L_1} & 0 & 0 \\
-\frac{r_{C1}}{L_2} & -\frac{r_{C1} + r_{L2} + r_{C1}}{L_2} & \frac{1}{L_2} & 0 & 0 \\
\frac{1}{C_1} & -\frac{1}{C_1} & 0 & 0 & 0 \\
-r_{C1} & r_{C1} & -1 & 0 & 0 \\
0 & -1 & 0 & 0 & 0
\end{pmatrix}, \quad (10)$$

$$B_{00} = B_{01}$$

• Configuration $C_2$ corresponding to the switch pair state (OFF, ON)

$$A_{01} = A_{00}, \quad B_{01} = B_{11} \quad (11)$$

It is worth noting also that the system is linear for each switch pair state, and the nonlinearities arise in this kind of systems basically from interaction between feedback and switching processes that make the dynamics of the system highly nonlinear.

At the beginning of each switching cycle in the first stage, the switch $S_1$ is turned ON. The controlled current $i_{L1}$ increases until it reaches the signal $i_{\text{ref}1} - m_{a1}(t \mod T)$; the switch $S_1$ is then turned OFF and remains OFF until the next cycle begins. The switch $S_2$ is switched ON at the beginning of each switching period and is switched OFF whenever $v_{\text{con}2}$ crosses $v_{\text{r}2}$.

Therefore, the switch $S_1$ in the first stage is closed periodically at each clock period, and it is turned OFF whenever the following switching function

$$\sigma_1(x,t) := i_{L1} - i_{r1} := F_1 x(t) - W_i V_{\text{ref}1} + m_{a1}(t \mod T) \quad (12)$$

is equal to zero, where $i_{r1} = i_{\text{ref}1} - m_{a1}(t \mod T)$ and $F_1 = (1, -W_i r_{C1}, W_i, -W_i \omega_{z2}, 0)$. In the second stage, the switching decision is taken by comparing the control signal $v_{\text{con}2}(t)$ with a periodic ramp modulator $v_{\text{r}2}(t)$. The switching instants are therefore solutions of the equation

$$\sigma_2(x,t) := v_{\text{con}2}(t) - v_{\text{r}2}(t) := F_2 x(t) + W_i i_{\text{ref}2} - m_{a2}(t \mod T) = 0, \quad (13)$$

where $F_2 = (0, -W_i, 0, 0, W_i \omega_{z2})$. Note that $F_1$ and $F_2$ are also the normal vectors to the switching manifolds defined by (12) and (13), respectively.

3. SYSTEM BEHAVIOR FROM NUMERICAL SIMULATIONS

The fixed circuit parameter values used in this study are shown in Table I, and they are selected as practical values for connecting a photovoltaic panel or a storage battery with a low voltage $V_{\text{low}} = 50$ V interfaced through a two-stage boost converter with a DC bus whose voltage is $V_{\text{high}} = 320$ V [14]. The switching frequency for both the stages is $f_s = 100$ kHz. The intermediate voltage $v_{\text{r}1}$ is regulated to approximately 200 V in order to make the first stage to work with a duty
cycle \(D_1 = 0.75\%\). With this value of the duty cycle \((D_1 > 0.5\%)\), a ramp compensator is necessary in this stage to avoid subharmonic oscillation according to [1]. The duty cycle in the second stage is \(D_2 = 0.375\), and according to the classical design criterion in [1], no ramp compensation is needed. In the classical design, the minimum ramp needed to avoid subharmonic oscillations in a boost converter with duty cycle \(D\), inductance \(L\), and output voltage \(v_o\) is given by the expression [1]

\[
\frac{v_o}{L} \left( D - \frac{1}{2} \right) < m_a
\]

where \(m_a\) is the slope of the \(T\)-periodic artificial ramp compensator, \(D\) is the duty cycle, \(v_o\) is the output voltage, and \(L\) is the inductance value. In our example, we have for the first stage \(m_{a, \text{cri,1}}(D_1) = \frac{v_o}{L} \left( D_1 - \frac{1}{2} \right) / L_1\), where \(D_1 = 0.75\), that is, \(m_{a, \text{cri,1}} \approx 119\) kA/s. Because the switching frequency is \(f_s = 100\) kHz, the minimum ramp amplitude must be \(I_{M1} = 1.19\) A. Therefore, with a ramp amplitude less than 1.19 A, the system should be unstable according to (14). However, we will see that this is not always the case, and in particular, we will show that the stability boundary also depends on other parameters not appearing in (14). For the second stage, the duty cycle is \(D_2 = 0.375 < 0.5\), and a priori, the system can be stable even without a ramp compensator. In our study, a constant ramp slope \(m_a = m_2 = (V_{\text{high}} - v_o) / L_2\) is used guaranteeing a deadbeat response with a zero discrete time eigenvalue in the second stage according to the conventional approach [1]. Therefore, in our interconnected scheme, a ramp voltage whose amplitude is \(V_{M2} = 0.6\) V has been used in the second stage to obtain this kind of response.

In order to investigate the possible nonlinear phenomena that the system can exhibit, a bifurcation diagram is computed by taking the normalized ramp slope \(\bar{m}_{a1} = m_{a1} / (V_{\text{low}} / L_1)\) as a bifurcation parameter, which is varied between 0.4 and 1.2 for two different values of the output capacitances \(C_1 = 20\) and 400 \(\mu\)F. The results are shown in Figure 3. It shows that as the ramp slope is reduced, at a specific parameter value, the converter loses stability and goes into a period-2 subharmonic oscillation, and as the slope is reduced further, there is a border-collision bifurcation leading to chaotic behavior. For example, Figure 4(a) shows the period-2 waveforms before and after the border collision at \(C_1 = 20\) \(\mu\)F. At the border-collision bifurcation point, an infinite number of unstable orbits are created, two of which (period 2 and period 4) are shown in the figure. All the unstable orbits in Figure 3 are drawn using the method given in [12,15].

The most remarkable observation is that the slope required for stabilization for a capacitance \(C_1 = 20\) \(\mu\)F is smaller than that required for 400 \(\mu\)F. In general, it can be claimed that within a
certain practical range of capacitance values, the larger the capacitance $C_1$, the larger the ramp slope required for stabilization. This is confirmed in Figure 4(b) where the stability boundary is plotted in the parameter space ($C_1, \bar{m}_{a1}$). Two main remarks can be carried out from the results of this figure:

- The stability boundary shows a significant dependence on the capacitance values. Note that the design based on the conventional approach in (14) does not show any dependence of the stability limits on the capacitance $C_1$.
- Because higher capacitance values will imply lower ripples in the voltage, it is broadly believed by the power electronics community that the larger values of the capacitance makes the system more stable. Surprisingly, the system with a lower capacitance value has a wider stability region. Note however, that general constraints on the maximum allowed ripple must be met in such a way that the value of the intermediate capacitance must be selected according to a compromise between stability requirement and allowed ripple.

To check the results shown in Figure 4, we obtain a plot of the system waveforms for different values of capacitance $C_1$ and normalized ramp slope $\bar{m}_{a1}$. Figure 5 shows the steady-state response of the system for $C_1=400\,\mu F$ with $\bar{m}_{a1}=1.008$ and $\bar{m}_{a1}=0.9584$. It can be observed that the steady-state cycle-by-cycle behavior of the first stage exhibits fast-scale subharmonic oscillation for $\bar{m}_{a1}=0.9584$. Note that the second stage maintains negligibly small subharmonic oscillation because the slope of the ramp is selected to be equal to $m_2=(V_{\text{high}}-v_{o1})/L_2$, guaranteeing deadbeat response. That is why subharmonic oscillation is not appreciable in the second stage.

Figure 6 shows the steady-state response of the system for $C_1=20\,\mu F$. From this figure, it can be observed that the system is stable even with much smaller ramp slope than in the previous case, which is in good agreement with the results in Figure 4. In particular, this parameter was decreased to $I_{M1}=0.2\,A$ for Figure 6(a). By numerical simulation, it was found that the new critical value of the ramp slope $m_{a1}$ is close to 0.19 A and if the ramp slope $m_{a1}$ is selected less than this value, the system will exhibit subharmonic oscillation (Figure 6(b)), and this is also in perfect agreement with the stability boundary shown in Figure 4. Notice that like before, the second stage is maintained stable, and subharmonic oscillation is exhibited only in the first stage.

4. STABILITY ANALYSIS USING FLOQUET THEORY AND THE MONODROMY MATRIX

Nonlinear dynamical systems can present many types of steady-state behaviors such as period-$k$ orbits ($k=1, 2, \ldots$), quasi-periodic motions and chaotic regimes. The stability of periodic motions can be determined by the Floquet multipliers, which are the eigenvalues of the fundamental solution matrix or the monodromy matrix. This matrix is the Jacobian of the linearized system along the periodic orbit and can be obtained from the product of the state transition matrices corresponding to each subcycle and the corresponding saltation matrices [12,13]. Suppose a
trajectory starts at time instant \( t_i \) and as described by the vector field \( f_i(x) \) intersects the switching boundary described by the equation \( \sigma_{i,i+1}(x(t),t) = 0 \) at \( t_i \) and switches to the vector field \( f_{i+1}(x) \). It has been shown, using the Filippov method [12,13], that when there is a transversal intersection, the state transition matrix across the switching boundary, also called the saltation matrix \( S_{i,i+1} \), is given by

\[
S_{i,i+1} = I + \frac{(f_{i+1}(x(t_i)) - f_i(x(t_i)))K_{i,i+1}}{K_{i,i+1}f_i(x) + \frac{\partial \sigma_{i,i+1}}{\partial t}(x,t)}
\]

where \( I \) is an identity matrix with appropriate size and \( K_{i,i+1} \) is the gradient of the surface \( \Sigma_{i,i+1} := \{ (x,t) = \sigma_{i,i+1}(x(t),t) = 0 \} \). Then, the monodromy matrix \( M \) for a switched system with \( N_c \) different configurations can be composed during a complete cycle as follows:

\[
M(x(0)) = S_{N_c,N_c-1}\Phi_{N_c}S_{N_c-1,N_c-2}\Phi_{2}S_{1,2}\Phi_{1}
\]

For switched linear systems, \( f_i = A_i x + B_i \), and therefore \( \Phi_i = \Phi_i(t_i - t_{i-1}) = e^{(A_iB_i)(t_i-t_{i-1})}, i = 1 \ldots N_c \), \( i = 1 \ldots N_c \), is the state transition matrix corresponding to the interval \( (t_{i-1},t_i) \) within which the vector field \( f_i \) is taking place, \( x(0) \) is the value of the periodic orbit at the beginning of the interval which can obtained by enforcing periodicity during one cycle. It is worth noting that this approach can be applied to different periodic orbits (stable and unstable) of any period.

In this paper, we have used this approach for studying the stability of period-1, period-2, and period-4 orbits of the cascaded system for an operating mode characterized by \( N_c = 3, N_c = 6 \) (or \( N_c = 5 \), and...
$N_c = 11$, respectively. The branches corresponding to these periodic orbits are shown in Figure 3. Their corresponding eigenvalues are shown in Tables II and III for $C_1 = 400$ and $C_1 = 20 \mu F$, respectively, where the switching sequences are also indicated. The results from the stability analysis using the monodromy matrix are in perfect agreement with the brute force bifurcation diagrams presented in the previous section. In particular, the critical values of the normalized slope $m_{a1}$ for the period-1 orbit to lose its stability are $m_{a1} = 0.9618$ and $m_{a1} = 0.5658$ for $C_1 = 400$ and $C_1 = 20 \mu F$, respectively.

5. MODEL REDUCTION AND SIMPLIFIED STABILITY LIMITS IN THE PARAMETER SPACE

5.1. Model reduction

Although a full-order model can be used to obtain numerically the critical value of the parameters as it was performed in the previous section, it is more useful to have a simplified reduced-order model to derive from it explicit analytical expressions for the stability boundaries or to speed-up the simulation [16].

<table>
<thead>
<tr>
<th>$m_{a1}$</th>
<th>Periodic orbit</th>
<th>Subsystem sequence</th>
<th>Eigenvalues</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.200</td>
<td>Stable period 1</td>
<td>[1-2-3]</td>
<td>$-0.7833, 0.9968 \pm 0.0072 j, 0.8998, 0.0123$</td>
</tr>
<tr>
<td>0.9617</td>
<td>Stable period 1</td>
<td>[1-2-3]</td>
<td>$-0.9999, 0.9968 \pm 0.0072 j, 0.8998, 0.0123$</td>
</tr>
<tr>
<td>0.9618</td>
<td>Unstable period 1</td>
<td>[1-2-3]</td>
<td>$-1.0007, 0.9968 \pm 0.0072 j, 0.8998, 0.0123$</td>
</tr>
<tr>
<td>0.9618</td>
<td>Stable period 2</td>
<td>[1-2-3 – 1-2-3]</td>
<td>$0.9969, 0.9950 \pm 0.0157 j, 0.8097, 0.0002$</td>
</tr>
<tr>
<td>0.9609</td>
<td>Stable period 2</td>
<td>[1-2-3 – 1-2-3]</td>
<td>$0.9956, 0.9957 \pm 0.0165 j, 0.8097, 0.0002$</td>
</tr>
<tr>
<td>0.9610</td>
<td>Unstable period 2</td>
<td>[1-2 – 1-2-3]</td>
<td>$-1.0049, 0.9936 \pm 0.0144 j, 0.8097, 0.0002$</td>
</tr>
<tr>
<td>0.9610</td>
<td>Unstable period 4</td>
<td>[1-2-3 – 1-2-3 – 1-2 – 1-2-3]</td>
<td>$-1.0083, 0.9869 \pm 0.0287 j, 0.6557, 0.016 \times 10^{-6}$</td>
</tr>
</tbody>
</table>
The inductor current $i_{L2}$ in the second stage is programmed to track perfectly in average its reference current $i_{ref2}$ by using a PI controller. Of course, this current controller may fail in carrying out this task, and the second stage may exhibit fast-scale subharmonic oscillation or slow-scale low-frequency oscillation. Both instabilities can be avoided by selecting appropriately the ramp slope or amplitude according to a traditional design because the output voltage in the second stage is constant. For instance, a deadbeat design will guarantee the recovery of the steady state in this stage after only one switching cycle in the presence of any disturbance. It should be noted here that because of using a PI compensator for controlling the average value instead of the peak value, the response does not strictly correspond to a deadbeat response unless the additional eigenvalue due to the integrator is also placed in the origin. In this case, the system will theoretically recover its steady state in two switching cycles instead of only one. However, it can be demonstrated that the discrete-time eigenvalue corresponding to the integrator is practically equal to 1, and as far as the dynamics of the inductor current is concerned, we can still say that this variable recovers its steady state in one switching cycle. Figure 7 shows the response of the second stage due to a 20% step change in the reference current $i_{ref2}$. Note that the system steady state is recovered in one cycle.

Under these conditions, the output port of the first stage can be substituted by a current sink with a current intensity $i_{L2} \approx i_{ref2}$ without losing accuracy [16]. Therefore, the cascaded system can be approximated by the simplified scheme depicted in Figure 8. The averaged output current in the second stage will be $i_{ref2}/M_2(D_2)$. The first stage can therefore be seen as a boost converter loaded by a current sink whose dynamic behavior and output voltage controller design have been recently addressed using the state-space averaging technique [14]. However, to the authors’ knowledge, nonlinear analysis and the subharmonic oscillation phenomena have not been reported yet. The simplified system can be mathematically described by the following set of differential equations representing the reduced-order model:

$$\frac{di_{L1}}{dt} = \frac{v_g}{L_1} - \frac{r_{L1}i_{L1}}{L_1} - \frac{v_{C1} + r_{C1}(i_{L1} - i_{ref2})}{L_1} (1 - \delta_1)$$

(17)

Table III. Eigenvalues of the fixed point with variation of the normalized slope $\overline{\mu}_{a1}$ for $C_1 = 20 \mu F.$

<table>
<thead>
<tr>
<th>$\overline{\mu}_{a1}$</th>
<th>Periodic orbit</th>
<th>Subsystem sequence</th>
<th>Eigenvalues</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.200</td>
<td>Stable period 1</td>
<td>[1-2-3]</td>
<td>-0.2131, 0.9894, 0.9020, 0.7839, 0.0123</td>
</tr>
<tr>
<td>0.5659</td>
<td>Stable period 1</td>
<td>[1-2-3]</td>
<td>-0.9998, 0.9894, 0.9021, 0.7983, 0.0123</td>
</tr>
<tr>
<td>0.5658</td>
<td>Unstable period 1</td>
<td>[1-2-3]</td>
<td>-1.0000, 0.9894, 0.9021, 0.983, 0.0123</td>
</tr>
<tr>
<td>0.5658</td>
<td>Stable period 2</td>
<td>[1-2-3 – 1-2-3]</td>
<td>0.9838, 0.9765, 0.8140, 0.6449, 0.0002</td>
</tr>
<tr>
<td>0.5368</td>
<td>Stable period 2</td>
<td>[1-2-3 – 1-2-3]</td>
<td>0.9799, 0.7646 ± 0.1975j, 0.8010, 0.0001</td>
</tr>
<tr>
<td>0.5367</td>
<td>Unstable period 2</td>
<td>[1-2 – 1-2-3]</td>
<td>-1.2771, 0.9791, 0.8132, 0.6131, 0.0001</td>
</tr>
<tr>
<td>0.5367</td>
<td>Unstable period 4</td>
<td>[1-2-3 – 1-2-3 – 1-2-3 – 1-2]</td>
<td>-1.2496, 0.9586, 0.6614, 0.3913, 0.0290 × 10^{-6}</td>
</tr>
</tbody>
</table>

Figure 7. Response of the second stage due to a 20% step change in the reference current $i_{ref2}$. Note that the system steady state is recovered in one cycle.
To validate this model, two bifurcation diagrams are obtained from it for the same parameter values considered for the full-order model. The results are shown in Figure 9. It can be observed that, apart from a slight shift of the critical value of $m_{a1}$, a good agreement is obtained between the full-order model and the reduced-order model.

5.2. Simplified stability boundaries in the parameter space

The reduced-order model can be written in matrix form as follows:

$$\frac{dv_{C1}}{dt} = \frac{i_{L1}}{C_1} (1 - \delta_1) - \frac{i_{ref2}}{C_1}$$

(18)

$$\frac{dx_3}{dt} = V_{ref1} - v_{C1} - r_{C1} i_{L1} (1 - \delta_1) + r_{C1} i_{ref2}$$

(19)

Figure 8. Schematic diagram of the simplified system.

Figure 9. Bifurcation diagram by taking $m_{a1}$ as a bifurcation parameter for different values of $C_1$ using the reduced-order model.

Copyright © 2015 John Wiley & Sons, Ltd. 
DOI: 10.1002/cta
where

\[ A_1 = \begin{pmatrix} -\frac{r_{L1}}{L_1} & 0 & 0 \\ 0 & 0 & 0 \\ 0 & -1 & 0 \end{pmatrix}, \quad B_1 = \begin{pmatrix} 0 & 0 \\ \frac{1}{L_1} & 0 \\ 0 & -\frac{1}{C_1} \end{pmatrix}, \]

\[ A_2 = \begin{pmatrix} \frac{1}{L_1} & 0 & 0 \\ \frac{1}{C_1} & 0 & 0 \\ -r_{C1} & -1 & 0 \end{pmatrix}, \quad B_2 = \begin{pmatrix} 0 & 0 \\ \frac{1}{L_1} & 0 \\ 0 & -\frac{1}{C_1} \end{pmatrix}, \]

\[ x = \begin{pmatrix} i_{L1} \\ v_{C1} \\ x_4 \end{pmatrix}, \quad w = \begin{pmatrix} V_{low} \\ i_{ref2} \\ V_{ref1} \end{pmatrix}, \quad F_1 = (1, W_r, -W_r \omega_2) \]

(22)

(23)

(24)

Let \( D_1 = D \) for simplicity of notation. Let us define the following matrix and vector duty cycle-dependent functions:

\[ \Phi_1 = \exp(A_1 DT), \quad \Phi_2 = \exp(A_2(1 - D)T), \quad \Phi = \Phi_2 \Phi_1 \]

(25)

In [17,18], it has been shown that at the onset of subharmonic oscillation boundary, the following condition is fulfilled:

\[ -F_1 (I + \Phi)^{-1} \Phi_1 (f_1(x(0)) + f_2(x(0))) = m_{a1} \]

(26)

where \( f_1(x(0)) = A_1 x(0) + B_1 w \) and \( f_2(x(0)) = A_2 x(0) + B_2 w \). For the boost converter, \( B_1 = B_2 = B \), and hence, (26) becomes

\[ -F_1 \left[ (I + \Phi)^{-1} \right] \Phi_1 \left( (A_1 + A_2) x(0) + 2Bw \right) = m_{a1} \]

(27)

Although the previous equation is a closed-form expression for the stability boundary, which can be plotted as function of any parameter of the system, its use for design-oriented analysis is not easy. To overcome this problem, the following section provides an approximate closed-form expression of the stability boundaries in the parameter space that can be used for design purposes.

5.3. Design-oriented stability conditions

In order to obtain a design-oriented stability condition, we will perform a slope analysis as it is performed traditionally in many textbooks [1]. However, we will take into consideration the slope contributed by the output voltage, which is fed back through \( i_{ref1} \). When \( i_{ref} \) is constant, the stability condition is (14). When \( i_{ref} \) is given by the voltage feedback loop, it contains switching ripple that alter the previous stability condition, which becomes

\[ \frac{v_{01}(D)}{L_1} \left( D - \frac{1}{2} \right) < m_a + m_{ref1,\text{ON}} \]

(28)

where \( m_{ref1,\text{ON}} \) is the slope of the current reference \( i_{ref1} \) during the ON phase to be determined in the
following. From (29), the inductor current reference $i_{\text{ref1}}$ in the first stage is given by

$$i_{\text{ref1}} = W_v (V_{\text{ref1}} - v_{o1}) + \omega \int (V_{\text{ref1}} - v_{o1}) \, dt$$

(29)

Performing a piecewise linear approximation of the state variables and differentiating with respect to time, the steady-state slope $m_{\text{ref1,ON}}$ of $i_{\text{ref1}}$ during the conducting time is given by

$$m_{\text{ref1,ON}} = W_v (-m_{o1,ON} + \omega zv (V_{\text{ref1}} - v_{o1})) / W_v m_{o1,ON}$$

(30)

where $m_{o1,ON}$ is the slope of the output voltage of the first stage. In (33), it has been considered that $v_{o1} \approx V_{\text{ref1}}$. According to (19), the slopes of the intermediate capacitor voltage during the ON phase ($\delta_1 = 1$) is given by the equation

$$m_{C,ON} = -i_{\text{ref2}} / C_1$$

(31)

Accordingly and because $v_{o1} = v_{C1} + r_{C1} C_1 v_{C1} / dt$, the slope of the output voltage of the first stage is given by

$$m_{o1,ON} = -i_{\text{ref2}} / C_1 - r_{C1} \frac{d i_{\text{ref2}}}{dt}$$

(32)

Hence, the slope contributed by the current reference $i_{\text{ref1}}$ can be expressed by

$$m_{\text{ref1}} \approx W_v \left( i_{\text{ref2}} \frac{d i_{\text{ref2}}}{dt} \right)$$

(33)

Therefore, (28) becomes

$$\frac{v_{o1}(D)}{L_1 \left( D - \frac{1}{2} \right)} < m_a + W_v \left( i_{\text{ref2}} \frac{d i_{\text{ref2}}}{dt} \right)$$

(34)

The new expression for the minimum ramp needed to avoid subharmonic oscillations in a current mode-controlled dual-stage cascaded boost converter is given by the expression

$$\frac{v_{o1}(D)}{L_1 \left( D - \frac{1}{2} \right)} - W_v \left( i_{\text{ref2}} \frac{d i_{\text{ref2}}}{dt} \right) < m_{a1}$$

(35)

Although it is possible to simplify the expression by considering $i_{\text{ref2}}$ constant, it is still possible to use the slope of the inductor current $i_{L2}$ instead. This slope depends on the value of the inductance $L_2$ and the output voltage $v_{o1}$ and can be expressed as $m_{on2} \approx v_{o1}/L_2$, and (34) finally becomes

$$\frac{v_{o1}(D)}{L_1 \left( D - \frac{1}{2} \right)} - W_v \left( i_{\text{ref2}} \frac{d i_{\text{ref2}}}{dt} \right) < m_{a1}$$

(36)

Figure 10 shows the boundary between stable and unstable regions in the parameter space $(C_1, m_{a1})$ obtained from different expressions. In Figure 10(a), this boundary is obtained from stability analysis...
using the monodromy matrix corresponding to the reduced-order system. In Figure 10(b), we show the
results from the conventional expression (14), from the matrix-form expression (27), from the design-
oriented expression (36), and from numerical simulations using the full-order model. Firstly, it can be
observed from the presented results that the new critical value in (36) is smaller than the one obtained
from the traditionally used expression (14). Therefore, a classical design procedure can predict
subharmonic oscillation while the system is still stable. The new design-oriented expression is more
accurate than the traditional expression. Secondly, it should be also noted that according to the
results in Figure 10, (36) is more accurate than the exact stability boundary expression (27). The
reason is that (36) takes into account the time-varying effect of $i_{\text{ref}2}$, which is not taken into account
in (27). If $i_{\text{ref}2}$ is considered constant in (36), the effects of $r_{C1}$ and $L_2$ disappear from this equation,
and the curves obtained from both expressions are almost coincident. Finally, it can be observed
from (36) that the intermediate bus voltage contributes in the process of slope compensation. If $C_1$
decreases, the contributed slope increases because of the larger ripple involved, and therefore, the
use of a smaller capacitance $C_1$ will require a smaller compensating slope $m_1$.

6. CONCLUSIONS

Converters with high step-up conversion ratio are required for a variety of applications including DC
distribution systems with photovoltaic electrical energy generation. Cascaded boost converter
configuration is a preferred choice in achieving this requirement, because a desired output
voltage/current can be obtained with higher efficiency than in single-stage systems and a specified
variation in output voltage can be realized faster and more precisely. The penalty is the added
complexity that follows from using a larger number of components and the possible interaction
between the different stages.

In this paper, we have investigated the dynamical behavior of a cascade connection of current mode-
controlled boost converters with a high conversion ratio. Floquet theory and Filippov method have
been used to obtain the monodromy matrix for different periodic orbits together with their Floquet
multipliers to explain the observed subharmonic oscillations and to obtain the stability boundary in
the parameter space. We have reported the counter-intuitive observation that a smaller intermediate
capacitance increases the stability of the system.

To obtain designer guidelines, a reduced-order model has been developed that has enabled us to
obtain analytical expressions for the stability boundaries. By approximating the exact critical
conditions under practical and realistic conditions, simple design-oriented expressions have been
obtained for predicting subharmonic instability in the system.

The analysis of design-oriented expression reveals with relative ease the effect of each parameter
upon the stability boundary, and its applicability has been demonstrated by means of numerical
simulations from the full-order switched model. The paper finally formulates the stability condition
in terms of the minimum ramp slope needed for removing fast-scale instability.
ACKNOWLEDGEMENTS

The author would like to express their thanks to the anonymous reviewers for their comments that have helped in improving an initial version of this work. This project was supported by the NSTIP strategic technologies program in the Kingdom of Saudi Arabia – project no. 12-ENE3049-03. The authors also acknowledge with thanks the Science and Technology Unit, King Abdulaziz University, for the technical support.

REFERENCES